summaryrefslogtreecommitdiff
path: root/src/cpu/intel/car/romstage_legacy.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/cpu/intel/car/romstage_legacy.c')
-rw-r--r--src/cpu/intel/car/romstage_legacy.c20
1 files changed, 20 insertions, 0 deletions
diff --git a/src/cpu/intel/car/romstage_legacy.c b/src/cpu/intel/car/romstage_legacy.c
new file mode 100644
index 0000000000..560cd7af2a
--- /dev/null
+++ b/src/cpu/intel/car/romstage_legacy.c
@@ -0,0 +1,20 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include <cpu/intel/romstage.h>
+
+void * asmlinkage romstage_main(unsigned long bist)
+{
+ mainboard_romstage_entry(bist);
+ return (void*)CONFIG_RAMTOP;
+}