summaryrefslogtreecommitdiff
path: root/src/cpu/intel/haswell/cache_as_ram.inc
diff options
context:
space:
mode:
Diffstat (limited to 'src/cpu/intel/haswell/cache_as_ram.inc')
-rw-r--r--src/cpu/intel/haswell/cache_as_ram.inc2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/cpu/intel/haswell/cache_as_ram.inc b/src/cpu/intel/haswell/cache_as_ram.inc
index e09e74b6c2..2ccef786fa 100644
--- a/src/cpu/intel/haswell/cache_as_ram.inc
+++ b/src/cpu/intel/haswell/cache_as_ram.inc
@@ -236,7 +236,7 @@ before_romstage:
post_code(0x38)
- /* Setup stack as indicated by return value from ramstage_main(). */
+ /* Setup stack as indicated by return value from romstage_main(). */
movl %ebx, %esp
/* Get number of MTRRs. */