summaryrefslogtreecommitdiff
path: root/src/cpu/intel/model_69x/model_69x_init.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/cpu/intel/model_69x/model_69x_init.c')
-rw-r--r--src/cpu/intel/model_69x/model_69x_init.c14
1 files changed, 1 insertions, 13 deletions
diff --git a/src/cpu/intel/model_69x/model_69x_init.c b/src/cpu/intel/model_69x/model_69x_init.c
index cb805aec51..9ee7424eb7 100644
--- a/src/cpu/intel/model_69x/model_69x_init.c
+++ b/src/cpu/intel/model_69x/model_69x_init.c
@@ -9,18 +9,6 @@
#include <cpu/intel/microcode.h>
#include <cpu/x86/cache.h>
-static uint32_t microcode_updates[] = {
- #include "microcode-1376-m8069547.h"
- #include "microcode-1373-m1069507.h"
- #include "microcode-1374-m2069507.h"
-
- /* Dummy terminator */
- 0x0, 0x0, 0x0, 0x0,
- 0x0, 0x0, 0x0, 0x0,
- 0x0, 0x0, 0x0, 0x0,
- 0x0, 0x0, 0x0, 0x0,
-};
-
static void model_69x_init(device_t dev)
{
/* Turn on caching if we haven't already */
@@ -29,7 +17,7 @@ static void model_69x_init(device_t dev)
x86_mtrr_check();
/* Update the microcode */
- intel_update_microcode(microcode_updates);
+ intel_update_microcode_from_cbfs();
/* Enable the local cpu apics */
setup_lapic();