summaryrefslogtreecommitdiff
path: root/src/drivers/intel/ish/ish.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/drivers/intel/ish/ish.c')
-rw-r--r--src/drivers/intel/ish/ish.c81
1 files changed, 81 insertions, 0 deletions
diff --git a/src/drivers/intel/ish/ish.c b/src/drivers/intel/ish/ish.c
new file mode 100644
index 0000000000..bc1b6fa3c3
--- /dev/null
+++ b/src/drivers/intel/ish/ish.c
@@ -0,0 +1,81 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright 2019 Google LLC
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include <arch/acpi_device.h>
+#include <arch/acpigen.h>
+#include <console/console.h>
+#include <device/pci.h>
+#include <device/pci_ids.h>
+#include "chip.h"
+
+static void ish_fill_ssdt_generator(struct device *dev)
+{
+ struct drivers_intel_ish_config *config = dev->chip_info;
+ struct device *root = dev->bus->dev;
+ struct acpi_dp *dsd;
+
+ if (!dev->enabled || !config || !config->firmware_name)
+ return;
+
+ acpigen_write_scope(acpi_device_path(root));
+
+ dsd = acpi_dp_new_table("_DSD");
+ acpi_dp_add_string(dsd, "firmware-name", config->firmware_name);
+ acpi_dp_write(dsd);
+
+ acpigen_pop_len(); /* Scope */
+
+ printk(BIOS_INFO, "%s: Set firmware-name: %s\n",
+ acpi_device_path(root), config->firmware_name);
+}
+
+static struct device_operations intel_ish_ops = {
+ .read_resources = DEVICE_NOOP,
+ .set_resources = DEVICE_NOOP,
+ .enable_resources = DEVICE_NOOP,
+ .acpi_fill_ssdt_generator = ish_fill_ssdt_generator,
+};
+
+static void intel_ish_enable(struct device *dev)
+{
+ /* This dev is a generic device that is a child to the ISH PCI device */
+ dev->ops = &intel_ish_ops;
+}
+
+/* Copy of default_pci_ops_dev with scan_bus addition */
+static const struct device_operations pci_ish_device_ops = {
+ .read_resources = pci_dev_read_resources,
+ .set_resources = pci_dev_set_resources,
+ .enable_resources = pci_dev_enable_resources,
+ .init = pci_dev_init,
+ .scan_bus = &scan_generic_bus, /* Non-default */
+ .ops_pci = &pci_dev_ops_pci,
+};
+
+static const unsigned short pci_device_ids[] = {
+ PCI_DEVICE_ID_INTEL_CNL_ISHB,
+ 0
+};
+
+static const struct pci_driver ish_intel_driver __pci_driver = {
+ .ops = &pci_ish_device_ops,
+ .vendor = PCI_VENDOR_ID_INTEL,
+ .devices = pci_device_ids,
+};
+
+struct chip_operations drivers_intel_ish_ops = {
+ CHIP_NAME("Intel ISH Chip")
+ .enable_dev = intel_ish_enable,
+};