summaryrefslogtreecommitdiff
path: root/src/mainboard/advantech
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/advantech')
-rw-r--r--src/mainboard/advantech/pcm-5820/romstage.c2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/mainboard/advantech/pcm-5820/romstage.c b/src/mainboard/advantech/pcm-5820/romstage.c
index 5a0d1a889f..3c77b11e2a 100644
--- a/src/mainboard/advantech/pcm-5820/romstage.c
+++ b/src/mainboard/advantech/pcm-5820/romstage.c
@@ -24,7 +24,6 @@
#include <arch/romcc_io.h>
#include <arch/hlt.h>
#include <console/console.h>
-#include "lib/ramtest.c"
#include "northbridge/amd/gx1/raminit.c"
#include "cpu/x86/bist.h"
#include "superio/winbond/w83977f/w83977f_early_serial.c"
@@ -40,5 +39,4 @@ static void main(unsigned long bist)
report_bist_failure(bist);
cs5530_enable_rom();
sdram_init();
- /* ram_check(0, 640 * 1024); */
}