summaryrefslogtreecommitdiff
path: root/src/mainboard/amd/bimini_fam10/romstage.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/amd/bimini_fam10/romstage.c')
-rw-r--r--src/mainboard/amd/bimini_fam10/romstage.c3
1 files changed, 0 insertions, 3 deletions
diff --git a/src/mainboard/amd/bimini_fam10/romstage.c b/src/mainboard/amd/bimini_fam10/romstage.c
index 9f930e83cf..5c5b44fe73 100644
--- a/src/mainboard/amd/bimini_fam10/romstage.c
+++ b/src/mainboard/amd/bimini_fam10/romstage.c
@@ -67,9 +67,6 @@ static int spd_read_byte(u32 device, u32 address)
#include "cpu/amd/model_10xxx/init_cpus.c"
#include "northbridge/amd/amdfam10/early_ht.c"
-#define RC00 0
-#define RC01 1
-
void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
{
struct sys_info *sysinfo = &sysinfo_car;