summaryrefslogtreecommitdiff
path: root/src/mainboard/asrock/h110m
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/asrock/h110m')
-rw-r--r--src/mainboard/asrock/h110m/devicetree.cb7
1 files changed, 5 insertions, 2 deletions
diff --git a/src/mainboard/asrock/h110m/devicetree.cb b/src/mainboard/asrock/h110m/devicetree.cb
index fa94dd9e5b..d42d91e556 100644
--- a/src/mainboard/asrock/h110m/devicetree.cb
+++ b/src/mainboard/asrock/h110m/devicetree.cb
@@ -180,6 +180,11 @@ chip soc/intel/skylake
# SATA
register "EnableSata" = "1"
register "SataSalpSupport" = "1"
+ # SATA4 and SATA5 are located in the lower right corner of the board,
+ # but they are not populated. This is because the same PCB is used to
+ # make boards with better PCHs, which can have up to six SATA ports.
+ # However, the H110 PCH only has four SATA ports, which explains why
+ # two connectors are missing.
register "SataPortsEnable" = "{ \
[0] = 1, \
[1] = 1, \
@@ -190,8 +195,6 @@ chip soc/intel/skylake
[6] = 0, \
[7] = 0, \
}"
- # SATA4 and SATA5 are located in the lower right corner
- # of the board, but there is no connector for this
# PCH UART, SPI, I2C
register "SerialIoDevMode" = "{ \