summaryrefslogtreecommitdiff
path: root/src/mainboard/asus/mew-vm
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/asus/mew-vm')
-rw-r--r--src/mainboard/asus/mew-vm/Kconfig2
-rw-r--r--src/mainboard/asus/mew-vm/devicetree.cb2
-rw-r--r--src/mainboard/asus/mew-vm/romstage.c2
3 files changed, 3 insertions, 3 deletions
diff --git a/src/mainboard/asus/mew-vm/Kconfig b/src/mainboard/asus/mew-vm/Kconfig
index 616fb4bdde..f5cefd0df8 100644
--- a/src/mainboard/asus/mew-vm/Kconfig
+++ b/src/mainboard/asus/mew-vm/Kconfig
@@ -23,7 +23,7 @@ config BOARD_ASUS_MEW_VM
select ARCH_X86
select CPU_INTEL_SOCKET_PGA370
select NORTHBRIDGE_INTEL_I82810
- select SOUTHBRIDGE_INTEL_I82801XX
+ select SOUTHBRIDGE_INTEL_I82801AX
select SUPERIO_SMSC_LPC47B272
select ROMCC
select HAVE_PIRQ_TABLE
diff --git a/src/mainboard/asus/mew-vm/devicetree.cb b/src/mainboard/asus/mew-vm/devicetree.cb
index 0dc4b6f468..a5415a2bfe 100644
--- a/src/mainboard/asus/mew-vm/devicetree.cb
+++ b/src/mainboard/asus/mew-vm/devicetree.cb
@@ -4,7 +4,7 @@ chip northbridge/intel/i82810
device pci 1.0 on # Onboard Video
# device pci 1.0 on end
end
- chip southbridge/intel/i82801xx # Southbridge
+ chip southbridge/intel/i82801ax # Southbridge
register "ide0_enable" = "1"
register "ide1_enable" = "1"
diff --git a/src/mainboard/asus/mew-vm/romstage.c b/src/mainboard/asus/mew-vm/romstage.c
index d9473a5880..703cd87de5 100644
--- a/src/mainboard/asus/mew-vm/romstage.c
+++ b/src/mainboard/asus/mew-vm/romstage.c
@@ -38,7 +38,7 @@
#define SERIAL_DEV PNP_DEV(0x2e, LPC47B272_SP1)
-#include "southbridge/intel/i82801xx/i82801xx_early_smbus.c"
+#include "southbridge/intel/i82801ax/i82801ax_early_smbus.c"
#include "lib/debug.c"
#include "pc80/udelay_io.c"
#include "lib/delay.c"