summaryrefslogtreecommitdiff
path: root/src/mainboard/ecs/p6iwp-fe
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/ecs/p6iwp-fe')
-rw-r--r--src/mainboard/ecs/p6iwp-fe/devicetree.cb20
1 files changed, 20 insertions, 0 deletions
diff --git a/src/mainboard/ecs/p6iwp-fe/devicetree.cb b/src/mainboard/ecs/p6iwp-fe/devicetree.cb
index 18bb8c860d..d2b8249873 100644
--- a/src/mainboard/ecs/p6iwp-fe/devicetree.cb
+++ b/src/mainboard/ecs/p6iwp-fe/devicetree.cb
@@ -1,3 +1,23 @@
+##
+## This file is part of the coreboot project.
+##
+## Copyright (C) 2010 Anders Jenbo <anders@jenbo.dk>
+##
+## This program is free software; you can redistribute it and/or modify
+## it under the terms of the GNU General Public License as published by
+## the Free Software Foundation; either version 2 of the License, or
+## (at your option) any later version.
+##
+## This program is distributed in the hope that it will be useful,
+## but WITHOUT ANY WARRANTY; without even the implied warranty of
+## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+## GNU General Public License for more details.
+##
+## You should have received a copy of the GNU General Public License
+## along with this program; if not, write to the Free Software
+## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+##
+
chip northbridge/intel/i82810 # Northbridge
device lapic_cluster 0 on # APIC cluster
chip cpu/intel/socket_PGA370 # CPU