diff options
Diffstat (limited to 'src/mainboard/google/brya/variants/baseboard/devicetree.cb')
| -rw-r--r-- | src/mainboard/google/brya/variants/baseboard/devicetree.cb | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/src/mainboard/google/brya/variants/baseboard/devicetree.cb b/src/mainboard/google/brya/variants/baseboard/devicetree.cb index 16678cb816..5f736719ff 100644 --- a/src/mainboard/google/brya/variants/baseboard/devicetree.cb +++ b/src/mainboard/google/brya/variants/baseboard/devicetree.cb @@ -25,6 +25,9 @@ chip soc/intel/alderlake .tdp_pl2_override = 55, }" + # Enable heci communication + register "HeciEnabled" = "1" + # This disabled autonomous GPIO power management, otherwise # old cr50 FW only supports short pulses; need to clarify # the minimum PCH IRQ pulse width with Intel, b/180111628 |