summaryrefslogtreecommitdiff
path: root/src/mainboard/google/lars/spd/spd.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google/lars/spd/spd.h')
-rw-r--r--src/mainboard/google/lars/spd/spd.h39
1 files changed, 0 insertions, 39 deletions
diff --git a/src/mainboard/google/lars/spd/spd.h b/src/mainboard/google/lars/spd/spd.h
deleted file mode 100644
index 25cce5e3a0..0000000000
--- a/src/mainboard/google/lars/spd/spd.h
+++ /dev/null
@@ -1,39 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright (C) 2014 Google Inc.
- * Copyright (C) 2015 Intel Corporation.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; version 2 of the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- */
-
-#ifndef MAINBOARD_SPD_H
-#define MAINBOARD_SPD_H
-
-#define SPD_LEN 256
-
-#define SPD_DRAM_TYPE 2
-#define SPD_DRAM_DDR3 0x0b
-#define SPD_DRAM_LPDDR3 0xf1
-#define SPD_DENSITY_BANKS 4
-#define SPD_ADDRESSING 5
-#define SPD_ORGANIZATION 7
-#define SPD_BUS_DEV_WIDTH 8
-#define SPD_PART_OFF 128
-#define SPD_PART_LEN 18
-#define SPD_MANU_OFF 148
-
-#define MEM_SINGLE_CHAN0 0x0
-#define MEM_SINGLE_CHAN3 0x3
-#define MEM_SINGLE_CHAN4 0x4
-#define MEM_SINGLE_CHAN7 0x7
-#define MEM_SINGLE_CHANB 0xb
-#define MEM_SINGLE_CHANC 0xc
-#endif