summaryrefslogtreecommitdiff
path: root/src/mainboard/google
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/google')
-rw-r--r--src/mainboard/google/fizz/Kconfig1
-rw-r--r--src/mainboard/google/fizz/variants/baseboard/devicetree.cb4
-rw-r--r--src/mainboard/google/hatch/variants/puff/overridetree.cb2
3 files changed, 4 insertions, 3 deletions
diff --git a/src/mainboard/google/fizz/Kconfig b/src/mainboard/google/fizz/Kconfig
index fbe98bec3f..b6b34fd8e1 100644
--- a/src/mainboard/google/fizz/Kconfig
+++ b/src/mainboard/google/fizz/Kconfig
@@ -24,6 +24,7 @@ config BOARD_GOOGLE_BASEBOARD_FIZZ
select MAINBOARD_HAS_TPM2
select GENERIC_SPD_BIN
select RT8168_GET_MAC_FROM_VPD
+ select RT8168_SUPPORT_LEGACY_VPD_MAC
select RT8168_SET_LED_MODE
select SPD_READ_BY_WORD
diff --git a/src/mainboard/google/fizz/variants/baseboard/devicetree.cb b/src/mainboard/google/fizz/variants/baseboard/devicetree.cb
index c1afe3d439..5da9997d59 100644
--- a/src/mainboard/google/fizz/variants/baseboard/devicetree.cb
+++ b/src/mainboard/google/fizz/variants/baseboard/devicetree.cb
@@ -411,8 +411,8 @@ chip soc/intel/skylake
chip drivers/net
register "customized_leds" = "0x0fa5"
register "wake" = "GPE0_PCI_EXP"
- register "device_index" = "1"
device pci 00.0 on end
+ register "device_index" = "0"
end
end # PCI Express Port 3
device pci 1c.3 on
@@ -428,7 +428,7 @@ chip soc/intel/skylake
device pci 1d.0 on # PCI Express Port 9 for 2nd LAN
chip drivers/net
register "customized_leds" = "0x0fa5"
- register "device_index" = "2"
+ register "device_index" = "1"
device pci 00.0 on end
end
end # PCI Express Port 9 for BtoB
diff --git a/src/mainboard/google/hatch/variants/puff/overridetree.cb b/src/mainboard/google/hatch/variants/puff/overridetree.cb
index d8df2980ec..bf9120adbc 100644
--- a/src/mainboard/google/hatch/variants/puff/overridetree.cb
+++ b/src/mainboard/google/hatch/variants/puff/overridetree.cb
@@ -283,7 +283,7 @@ chip soc/intel/cannonlake
register "stop_delay_ms" = "12" # NIC needs time to quiesce
register "stop_off_delay_ms" = "1"
register "has_power_resource" = "1"
- register "device_index" = "1"
+ register "device_index" = "0"
device pci 00.0 on end
end
end # FSP requires func0 be enabled.