summaryrefslogtreecommitdiff
path: root/src/mainboard/hp/snb_ivb_laptops/variants/probook_6360b/overridetree.cb
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/hp/snb_ivb_laptops/variants/probook_6360b/overridetree.cb')
-rw-r--r--src/mainboard/hp/snb_ivb_laptops/variants/probook_6360b/overridetree.cb62
1 files changed, 62 insertions, 0 deletions
diff --git a/src/mainboard/hp/snb_ivb_laptops/variants/probook_6360b/overridetree.cb b/src/mainboard/hp/snb_ivb_laptops/variants/probook_6360b/overridetree.cb
new file mode 100644
index 0000000000..3289588132
--- /dev/null
+++ b/src/mainboard/hp/snb_ivb_laptops/variants/probook_6360b/overridetree.cb
@@ -0,0 +1,62 @@
+# SPDX-License-Identifier: GPL-2.0-or-later
+
+chip northbridge/intel/sandybridge
+ register "gpu_cpu_backlight" = "0x0000014a"
+
+ device domain 0 on
+ subsystemid 0x103c 0x1621 inherit
+
+ device pci 01.0 off end # PEG
+ device pci 02.0 on end # iGPU
+
+ chip southbridge/intel/bd82x6x # Intel Series 6 Cougar Point PCH
+ register "gen1_dec" = "0x007c0201"
+ register "gen2_dec" = "0x000c0101"
+ register "gen3_dec" = "0x00fcfe01"
+ register "gen4_dec" = "0x000402e9"
+ register "gpi6_routing" = "2"
+ register "pcie_hotplug_map" = "{ 0, 1, 1, 0, 0, 0, 0, 0 }"
+ # HDD(0), ODD(1), docking(3, 5), eSATA(4)
+ # FIXME: ports 3, 5 are untested
+ register "sata_port_map" = "0x3b"
+
+ device pci 1c.0 on end # PCIe Port #1
+ device pci 1c.1 on # PCIe Port #2, ExpressCard
+ smbios_slot_desc "SlotTypePcmcia" "SlotLengthShort"
+ "ExpressCard Slot" "SlotDataBusWidth1X"
+ end
+ device pci 1c.2 on end # PCIe Port #3, SD/MMC and FireWire
+ device pci 1c.3 on # PCIe Port #4, WLAN
+ smbios_slot_desc "SlotTypePciExpressMini52pinWithoutBSKO"
+ "SlotLengthShort" "Mini PCIe" "SlotDataBusWidth1X"
+ end
+ device pci 1c.4 off end # PCIe Port #5
+ device pci 1c.5 off end # PCIe Port #6
+ device pci 1c.6 on end # PCIe Port #7, WWAN
+ device pci 1c.7 off end # PCIe Port #8
+ device pci 1f.0 on
+ chip ec/hp/kbc1126
+ register "ec_data_port" = "0x60"
+ register "ec_cmd_port" = "0x64"
+ register "ec_ctrl_reg" = "0xca"
+ register "ec_fan_ctrl_value" = "0x6e"
+ device pnp ff.1 off end
+ end
+ chip superio/smsc/lpc47n217
+ device pnp 4e.3 on # Parallel
+ io 0x60 = 0x378
+ irq 0x70 = 7
+ end
+ device pnp 4e.4 on # COM1
+ io 0x60 = 0x3f8
+ irq 0x70 = 4
+ end
+ device pnp 4e.5 off end # COM2
+ end
+ chip drivers/pc80/tpm
+ device pnp 0c31.0 on end
+ end
+ end
+ end
+ end
+end