summaryrefslogtreecommitdiff
path: root/src/mainboard/iei/nova4899r
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/iei/nova4899r')
-rw-r--r--src/mainboard/iei/nova4899r/Kconfig48
-rw-r--r--src/mainboard/iei/nova4899r/Makefile.inc23
-rw-r--r--src/mainboard/iei/nova4899r/Options.lb2
3 files changed, 72 insertions, 1 deletions
diff --git a/src/mainboard/iei/nova4899r/Kconfig b/src/mainboard/iei/nova4899r/Kconfig
new file mode 100644
index 0000000000..2aa7149434
--- /dev/null
+++ b/src/mainboard/iei/nova4899r/Kconfig
@@ -0,0 +1,48 @@
+##
+## This file is part of the coreboot project.
+##
+## Copyright (C) 2009 Uwe Hermann <uwe@hermann-uwe.de>
+##
+## This program is free software; you can redistribute it and/or modify
+## it under the terms of the GNU General Public License as published by
+## the Free Software Foundation; either version 2 of the License, or
+## (at your option) any later version.
+##
+## This program is distributed in the hope that it will be useful,
+## but WITHOUT ANY WARRANTY; without even the implied warranty of
+## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+## GNU General Public License for more details.
+##
+## You should have received a copy of the GNU General Public License
+## along with this program; if not, write to the Free Software
+## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+##
+
+config BOARD_IEI_NOVA_4899R
+ bool "NOVA-4899R"
+ select ARCH_X86
+ select CPU_AMD_GX1
+ select NORTHBRIDGE_AMD_GX1
+ select SOUTHBRIDGE_AMD_CS5530
+ select SUPERIO_WINBOND_W83977TF
+ select HAVE_PIRQ_TABLE
+ select PIRQ_ROUTE
+ select HAVE_OPTION_TABLE
+ select UDELAY_TSC
+ select TSC_X86RDTSC_CALIBRATE_WITH_TIMER2
+
+config MAINBOARD_DIR
+ string
+ default iei/nova4899r
+ depends on BOARD_IEI_NOVA_4899R
+
+config MAINBOARD_PART_NUMBER
+ string
+ default "NOVA-4899R"
+ depends on BOARD_IEI_NOVA_4899R
+
+config IRQ_SLOT_COUNT
+ int
+ default 5
+ depends on BOARD_IEI_NOVA_4899R
+
diff --git a/src/mainboard/iei/nova4899r/Makefile.inc b/src/mainboard/iei/nova4899r/Makefile.inc
new file mode 100644
index 0000000000..800f7d4f14
--- /dev/null
+++ b/src/mainboard/iei/nova4899r/Makefile.inc
@@ -0,0 +1,23 @@
+##
+## This file is part of the coreboot project.
+##
+## Copyright (C) 2009 Uwe Hermann <uwe@hermann-uwe.de>
+##
+## This program is free software; you can redistribute it and/or modify
+## it under the terms of the GNU General Public License as published by
+## the Free Software Foundation; either version 2 of the License, or
+## (at your option) any later version.
+##
+## This program is distributed in the hope that it will be useful,
+## but WITHOUT ANY WARRANTY; without even the implied warranty of
+## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+## GNU General Public License for more details.
+##
+## You should have received a copy of the GNU General Public License
+## along with this program; if not, write to the Free Software
+## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+##
+
+ROMCCFLAGS := -mcpu=i386
+include $(src)/mainboard/Makefile.romccboard.inc
+
diff --git a/src/mainboard/iei/nova4899r/Options.lb b/src/mainboard/iei/nova4899r/Options.lb
index 88c67e024f..2b8276c27f 100644
--- a/src/mainboard/iei/nova4899r/Options.lb
+++ b/src/mainboard/iei/nova4899r/Options.lb
@@ -82,7 +82,7 @@ default CONFIG_TSC_X86RDTSC_CALIBRATE_WITH_TIMER2=1
## Build code to export a programmable irq routing table
##
default CONFIG_HAVE_PIRQ_TABLE=1
-default CONFIG_IRQ_SLOT_COUNT=7
+default CONFIG_IRQ_SLOT_COUNT=5
default CONFIG_PIRQ_ROUTE=1
#object irq_tables.o