summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/d945gclf/romstage.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/intel/d945gclf/romstage.c')
-rw-r--r--src/mainboard/intel/d945gclf/romstage.c2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/mainboard/intel/d945gclf/romstage.c b/src/mainboard/intel/d945gclf/romstage.c
index bac2a0bc96..1441bb5597 100644
--- a/src/mainboard/intel/d945gclf/romstage.c
+++ b/src/mainboard/intel/d945gclf/romstage.c
@@ -216,9 +216,7 @@ static void early_ich7_init(void)
RCBA32(0x2034) = reg32;
}
-#if CONFIG_USE_FALLBACK_IMAGE == 1
#include "southbridge/intel/i82801gx/cmos_failover.c"
-#endif
#include <cbmem.h>