summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/saddlebrook/devicetree.cb
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/intel/saddlebrook/devicetree.cb')
-rw-r--r--src/mainboard/intel/saddlebrook/devicetree.cb3
1 files changed, 2 insertions, 1 deletions
diff --git a/src/mainboard/intel/saddlebrook/devicetree.cb b/src/mainboard/intel/saddlebrook/devicetree.cb
index 6da73dc412..43d14ede49 100644
--- a/src/mainboard/intel/saddlebrook/devicetree.cb
+++ b/src/mainboard/intel/saddlebrook/devicetree.cb
@@ -142,7 +142,8 @@ chip soc/intel/skylake
.voltage_limit = 0x5F0 \
}"
- register "FspSkipMpInit" = "0"
+ # Skip coreboot MP Init
+ register "use_fsp_mp_init" = "1"
# Enable x1 slot
register "PcieRpEnable[7]" = "1"