summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/saddlebrook
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/intel/saddlebrook')
-rw-r--r--src/mainboard/intel/saddlebrook/devicetree.cb3
1 files changed, 0 insertions, 3 deletions
diff --git a/src/mainboard/intel/saddlebrook/devicetree.cb b/src/mainboard/intel/saddlebrook/devicetree.cb
index a25cb8c579..5c64326e3e 100644
--- a/src/mainboard/intel/saddlebrook/devicetree.cb
+++ b/src/mainboard/intel/saddlebrook/devicetree.cb
@@ -14,9 +14,6 @@ chip soc/intel/skylake
register "gpe0_dw1" = "GPP_D"
register "gpe0_dw2" = "GPP_E"
- # Enable "Intel Speed Shift Technology"
- register "speed_shift_enable" = "1"
-
# FSP Configuration
register "DspEnable" = "1"
register "IoBufferOwnership" = "3"