summaryrefslogtreecommitdiff
path: root/src/mainboard/intel/strago/devicetree.cb
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/intel/strago/devicetree.cb')
-rwxr-xr-xsrc/mainboard/intel/strago/devicetree.cb1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/mainboard/intel/strago/devicetree.cb b/src/mainboard/intel/strago/devicetree.cb
index ba8968c14c..91337878c2 100755
--- a/src/mainboard/intel/strago/devicetree.cb
+++ b/src/mainboard/intel/strago/devicetree.cb
@@ -13,6 +13,7 @@ chip soc/intel/braswell
register "PcdApertureSize" = "2"
register "PcdGttSize" = "1"
register "PcdDvfsEnable" = "0"
+ register "PcdCaMirrorEn" = "1"
############################################################
# Set the parameters for SiliconInit