summaryrefslogtreecommitdiff
path: root/src/mainboard/iwill/dk8s2
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/iwill/dk8s2')
-rw-r--r--src/mainboard/iwill/dk8s2/Kconfig109
-rw-r--r--src/mainboard/iwill/dk8s2/Makefile.inc53
2 files changed, 162 insertions, 0 deletions
diff --git a/src/mainboard/iwill/dk8s2/Kconfig b/src/mainboard/iwill/dk8s2/Kconfig
new file mode 100644
index 0000000000..32d2a2783a
--- /dev/null
+++ b/src/mainboard/iwill/dk8s2/Kconfig
@@ -0,0 +1,109 @@
+config BOARD_IWILL_DK8S2
+ bool "DK8S2"
+ select ARCH_X86
+ select CPU_AMD_K8
+ select CPU_AMD_SOCKET_940
+ select NORTHBRIDGE_AMD_AMDK8
+ select NORTHBRIDGE_AMD_AMDK8_ROOT_COMPLEX
+ select SOUTHBRIDGE_AMD_AMD8111
+ select SOUTHBRIDGE_AMD_AMD8131
+ select SUPERIO_WINBOND_W83627HF
+ select HAVE_PIRQ_TABLE
+ select USE_PRINTK_IN_CAR
+ select USE_DCACHE_RAM
+ select HAVE_HARD_RESET
+ select IOAPIC
+ select AP_CODE_IN_CAR
+ select SB_HT_CHAIN_UNITID_OFFSET_ONLY
+ select WAIT_BEFORE_CPUS_INIT
+ select ATI_RAGE_XL
+
+config MAINBOARD_DIR
+ string
+ default iwill/dk8s2
+ depends on BOARD_IWILL_DK8S2
+
+config DCACHE_RAM_BASE
+ hex
+ default 0xc8000
+ depends on BOARD_IWILL_DK8S2
+
+config DCACHE_RAM_SIZE
+ hex
+ default 0x08000
+ depends on BOARD_IWILL_DK8S2
+
+config DCACHE_RAM_GLOBAL_VAR_SIZE
+ hex
+ default 0x01000
+ depends on BOARD_IWILL_DK8S2
+
+config APIC_ID_OFFSET
+ hex
+ default 0x8
+ depends on BOARD_IWILL_DK8S2
+
+config LB_CKS_RANGE_END
+ int
+ default 122
+ depends on BOARD_IWILL_DK8S2
+
+config LB_CKS_LOC
+ int
+ default 123
+ depends on BOARD_IWILL_DK8S2
+
+config MAINBOARD_PART_NUMBER
+ string
+ default "DK8S2"
+ depends on BOARD_IWILL_DK8S2
+
+config HW_MEM_HOLE_SIZEK
+ hex
+ default 0x100000
+ depends on BOARD_IWILL_DK8S2
+
+config MAX_CPUS
+ int
+ default 4
+ depends on BOARD_IWILL_DK8S2
+
+config MAX_PHYSICAL_CPUS
+ int
+ default 2
+ depends on BOARD_IWILL_DK8S2
+
+config HW_MEM_HOLE_SIZE_AUTO_INC
+ bool
+ default n
+ depends on BOARD_IWILL_DK8S2
+
+config SB_HT_CHAIN_ON_BUS0
+ int
+ default 2
+ depends on BOARD_IWILL_DK8S2
+
+config HT_CHAIN_END_UNITID_BASE
+ hex
+ default 0x6
+ depends on BOARD_IWILL_DK8S2
+
+config HT_CHAIN_UNITID_BASE
+ hex
+ default 0xa
+ depends on BOARD_IWILL_DK8S2
+
+config USE_INIT
+ bool
+ default n
+ depends on BOARD_IWILL_DK8S2
+
+config SERIAL_CPU_INIT
+ bool
+ default n
+ depends on BOARD_IWILL_DK8S2
+
+config IRQ_SLOT_COUNT
+ int
+ default 11
+ depends on BOARD_IWILL_DK8S2
diff --git a/src/mainboard/iwill/dk8s2/Makefile.inc b/src/mainboard/iwill/dk8s2/Makefile.inc
new file mode 100644
index 0000000000..0f9bd727b6
--- /dev/null
+++ b/src/mainboard/iwill/dk8s2/Makefile.inc
@@ -0,0 +1,53 @@
+##
+## This file is part of the coreboot project.
+##
+## Copyright (C) 2007-2008 coresystems GmbH
+##
+## This program is free software; you can redistribute it and/or
+## modify it under the terms of the GNU General Public License as
+## published by the Free Software Foundation; version 2 of
+## the License.
+##
+## This program is distributed in the hope that it will be useful,
+## but WITHOUT ANY WARRANTY; without even the implied warranty of
+## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+## GNU General Public License for more details.
+##
+## You should have received a copy of the GNU General Public License
+## along with this program; if not, write to the Free Software
+## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
+## MA 02110-1301 USA
+##
+
+driver-y += mainboard.o
+
+# Needed by irq_tables and mptable and acpi_tables.
+obj-$(CONFIG_HAVE_MP_TABLE) += mptable.o
+obj-$(CONFIG_HAVE_PIRQ_TABLE) += irq_tables.o
+
+# This is part of the conversion to init-obj and away from included code.
+
+initobj-y += crt0.o
+# FIXME in $(top)/Makefile
+crt0-y += ../../../../src/cpu/x86/16bit/entry16.inc
+crt0-y += ../../../../src/cpu/x86/32bit/entry32.inc
+crt0-y += ../../../../src/cpu/x86/16bit/reset16.inc
+crt0-y += ../../../../src/arch/i386/lib/id.inc
+crt0-y += ../../../../src/cpu/amd/car/cache_as_ram.inc
+crt0-y += auto.inc
+
+ldscript-y += ../../../../src/arch/i386/init/ldscript_fallback_cbfs.lb
+ldscript-y += ../../../../src/cpu/x86/16bit/entry16.lds
+ldscript-y += ../../../../src/cpu/x86/16bit/reset16.lds
+ldscript-y += ../../../../src/arch/i386/lib/id.lds
+ldscript-y += ../../../../src/arch/i386/lib/failover.lds
+
+ifdef POST_EVALUATION
+
+$(obj)/mainboard/$(MAINBOARDDIR)/auto.inc: $(src)/mainboard/$(MAINBOARDDIR)/cache_as_ram_auto.c $(obj)/option_table.h
+ $(CC) $(DISTRO_CFLAGS) $(CFLAGS) $(CPPFLAGS) $(DEBUG_CFLAGS) -I$(src) -I. -c -S $(src)/mainboard/$(MAINBOARDDIR)/cache_as_ram_auto.c -o $@
+ perl -e 's/\.rodata/.rom.data/g' -pi $@
+ perl -e 's/\.text/.section .rom.text/g' -pi $@
+
+endif
+