summaryrefslogtreecommitdiff
path: root/src/mainboard/lenovo/t420s/devicetree.cb
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/lenovo/t420s/devicetree.cb')
-rw-r--r--src/mainboard/lenovo/t420s/devicetree.cb1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/mainboard/lenovo/t420s/devicetree.cb b/src/mainboard/lenovo/t420s/devicetree.cb
index d1e3f75499..aa6cc68154 100644
--- a/src/mainboard/lenovo/t420s/devicetree.cb
+++ b/src/mainboard/lenovo/t420s/devicetree.cb
@@ -68,7 +68,6 @@ chip northbridge/intel/sandybridge
register "pcie_port_coalesce" = "1"
register "c2_latency" = "101" # c2 not supported
- register "p_cnt_throttling_supported" = "1"
register "spi_uvscc" = "0x2005"
register "spi_lvscc" = "0x2005"