summaryrefslogtreecommitdiff
path: root/src/mainboard/mitac
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/mitac')
-rw-r--r--src/mainboard/mitac/6513wu/Config.lb4
-rw-r--r--src/mainboard/mitac/6513wu/devicetree.cb4
2 files changed, 2 insertions, 6 deletions
diff --git a/src/mainboard/mitac/6513wu/Config.lb b/src/mainboard/mitac/6513wu/Config.lb
index 9072349fc5..a6480bd585 100644
--- a/src/mainboard/mitac/6513wu/Config.lb
+++ b/src/mainboard/mitac/6513wu/Config.lb
@@ -80,9 +80,7 @@ chip northbridge/intel/i82810 # Northbridge
end
device pci_domain 0 on # PCI domain
device pci 0.0 on end # Graphics Memory Controller Hub (GMCH)
- chip drivers/pci/onboard
- device pci 1.0 on end
- end
+ device pci 1.0 on end
chip southbridge/intel/i82801xx # Southbridge
register "pirqa_routing" = "0x03"
register "pirqb_routing" = "0x05"
diff --git a/src/mainboard/mitac/6513wu/devicetree.cb b/src/mainboard/mitac/6513wu/devicetree.cb
index b78dd3aab9..0369775c07 100644
--- a/src/mainboard/mitac/6513wu/devicetree.cb
+++ b/src/mainboard/mitac/6513wu/devicetree.cb
@@ -26,9 +26,7 @@ chip northbridge/intel/i82810 # Northbridge
end
device pci_domain 0 on # PCI domain
device pci 0.0 on end # Graphics Memory Controller Hub (GMCH)
- chip drivers/pci/onboard
- device pci 1.0 on end
- end
+ device pci 1.0 on end
chip southbridge/intel/i82801xx # Southbridge
register "pirqa_routing" = "0x03"
register "pirqb_routing" = "0x05"