summaryrefslogtreecommitdiff
path: root/src/mainboard/msi/ms7260/romstage.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/msi/ms7260/romstage.c')
-rw-r--r--src/mainboard/msi/ms7260/romstage.c2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/mainboard/msi/ms7260/romstage.c b/src/mainboard/msi/ms7260/romstage.c
index c3bdc581c7..efe2102909 100644
--- a/src/mainboard/msi/ms7260/romstage.c
+++ b/src/mainboard/msi/ms7260/romstage.c
@@ -139,10 +139,8 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
print_debug_hex8(bsp_apicid);
print_debug("\n");
-#if CONFIG_MEM_TRAIN_SEQ == 1
/* In BSP so could hold all AP until sysinfo is in RAM. */
set_sysinfo_in_ram(0);
-#endif
setup_coherent_ht_domain(); /* Routing table and start other core0. */
wait_all_core0_started();