summaryrefslogtreecommitdiff
path: root/src/mainboard/tyan/s2880/romstage.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/mainboard/tyan/s2880/romstage.c')
-rw-r--r--src/mainboard/tyan/s2880/romstage.c4
1 files changed, 1 insertions, 3 deletions
diff --git a/src/mainboard/tyan/s2880/romstage.c b/src/mainboard/tyan/s2880/romstage.c
index b5565fb35a..2dbcdbebf1 100644
--- a/src/mainboard/tyan/s2880/romstage.c
+++ b/src/mainboard/tyan/s2880/romstage.c
@@ -1,5 +1,3 @@
-#define ASSEMBLY 1
-
#include <stdint.h>
#include <string.h>
@@ -15,7 +13,6 @@
#include "arch/i386/lib/console.c"
#include "lib/ramtest.c"
-
#include <cpu/amd/model_fxx_rev.h>
#include "northbridge/amd/amdk8/incoherent_ht.c"
#include "southbridge/amd/amd8111/amd8111_early_smbus.c"
@@ -159,3 +156,4 @@ void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx)
post_cache_as_ram();
}
+