summaryrefslogtreecommitdiff
path: root/src/northbridge/intel/i440lx/raminit.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/northbridge/intel/i440lx/raminit.h')
-rw-r--r--src/northbridge/intel/i440lx/raminit.h31
1 files changed, 31 insertions, 0 deletions
diff --git a/src/northbridge/intel/i440lx/raminit.h b/src/northbridge/intel/i440lx/raminit.h
new file mode 100644
index 0000000000..37331f4374
--- /dev/null
+++ b/src/northbridge/intel/i440lx/raminit.h
@@ -0,0 +1,31 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2007 Uwe Hermann <uwe@hermann-uwe.de>
+ * Copyright (C) 2009 Maciej Pijanka <maciej.pijanka@gmail.com>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this program; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ */
+
+#ifndef RAMINIT_H
+#define RAMINIT_H
+
+/* The 440LX supports up to four (single- or double-sided) DIMMs. */
+#define DIMM_SOCKETS 4
+
+/* DIMMs 1-4 are at 0x50, 0x51, 0x52, 0x53. */
+#define DIMM_SPD_BASE 0x50
+
+#endif /* RAMINIT_H */