summaryrefslogtreecommitdiff
path: root/src/northbridge
diff options
context:
space:
mode:
Diffstat (limited to 'src/northbridge')
-rw-r--r--src/northbridge/intel/x4x/raminit.c4
-rw-r--r--src/northbridge/intel/x4x/raminit_ddr23.c18
-rw-r--r--src/northbridge/intel/x4x/x4x.h4
3 files changed, 13 insertions, 13 deletions
diff --git a/src/northbridge/intel/x4x/raminit.c b/src/northbridge/intel/x4x/raminit.c
index bd6536ab6f..8013af9d51 100644
--- a/src/northbridge/intel/x4x/raminit.c
+++ b/src/northbridge/intel/x4x/raminit.c
@@ -461,9 +461,9 @@ static void print_selected_timings(struct sysinfo *s)
{
printk(BIOS_DEBUG, "Selected timings:\n");
printk(BIOS_DEBUG, "\tFSB: %dMHz\n",
- fsb2mhz(s->selected_timings.fsb_clk));
+ fsb_to_mhz(s->selected_timings.fsb_clk));
printk(BIOS_DEBUG, "\tDDR: %dMHz\n",
- ddr2mhz(s->selected_timings.mem_clk));
+ ddr_to_mhz(s->selected_timings.mem_clk));
printk(BIOS_DEBUG, "\tCAS: %d\n", s->selected_timings.CAS);
printk(BIOS_DEBUG, "\ttRAS: %d\n", s->selected_timings.tRAS);
diff --git a/src/northbridge/intel/x4x/raminit_ddr23.c b/src/northbridge/intel/x4x/raminit_ddr23.c
index 422b0ffa16..32618e8c88 100644
--- a/src/northbridge/intel/x4x/raminit_ddr23.c
+++ b/src/northbridge/intel/x4x/raminit_ddr23.c
@@ -32,12 +32,12 @@
#define ME_UMA_SIZEMB 0
-u32 fsb2mhz(u32 speed)
+u32 fsb_to_mhz(u32 speed)
{
return (speed * 267) + 800;
}
-u32 ddr2mhz(u32 speed)
+u32 ddr_to_mhz(u32 speed)
{
static const u16 mhz[] = { 0, 0, 667, 800, 1067, 1333 };
@@ -413,13 +413,13 @@ static void program_timings(struct sysinfo *s)
adjusted_cas = s->selected_timings.CAS - 3;
- u16 fsb2ps[3] = {
+ u16 fsb_to_ps[3] = {
5000, // 800
3750, // 1067
3000 // 1333
};
- u16 ddr2ps[6] = {
+ u16 ddr_to_ps[6] = {
5000, // 400
3750, // 533
3000, // 667
@@ -573,13 +573,13 @@ static void program_timings(struct sysinfo *s)
MCHBAR8_AND_OR(0x400*i + 0x246, ~0x1f, (reg8 << 2) | 1);
- fsb = fsb2ps[s->selected_timings.fsb_clk];
- ddr = ddr2ps[s->selected_timings.mem_clk];
+ fsb = fsb_to_ps[s->selected_timings.fsb_clk];
+ ddr = ddr_to_ps[s->selected_timings.mem_clk];
reg32 = (u32)((s->selected_timings.CAS + 7 + reg8) * ddr);
reg32 = (u32)((reg32 / fsb) << 8);
reg32 |= 0x0e000000;
- if ((fsb2mhz(s->selected_timings.fsb_clk) /
- ddr2mhz(s->selected_timings.mem_clk)) > 2) {
+ if ((fsb_to_mhz(s->selected_timings.fsb_clk) /
+ ddr_to_mhz(s->selected_timings.mem_clk)) > 2) {
reg32 |= 1 << 24;
}
MCHBAR32_AND_OR(0x400*i + 0x248, ~0x0f001f00, reg32);
@@ -671,7 +671,7 @@ static void program_timings(struct sysinfo *s)
if (s->spd_type == DDR3) {
MCHBAR8(0x114) = 0x42;
reg16 = (512 - MAX(5, s->selected_timings.tRFC + 10000
- / ddr2ps[s->selected_timings.mem_clk]))
+ / ddr_to_ps[s->selected_timings.mem_clk]))
/ 2;
reg16 &= 0x1ff;
reg32 = (reg16 << 22) | (0x80 << 14) | (0xa << 9);
diff --git a/src/northbridge/intel/x4x/x4x.h b/src/northbridge/intel/x4x/x4x.h
index a7efb172c5..57723364ab 100644
--- a/src/northbridge/intel/x4x/x4x.h
+++ b/src/northbridge/intel/x4x/x4x.h
@@ -378,8 +378,8 @@ u8 decode_pciebar(u32 *const base, u32 *const len);
void sdram_initialize(int boot_path, const u8 *spd_map);
void do_raminit(struct sysinfo *, int fast_boot);
void rcven(struct sysinfo *s);
-u32 fsb2mhz(u32 speed);
-u32 ddr2mhz(u32 speed);
+u32 fsb_to_mhz(u32 speed);
+u32 ddr_to_mhz(u32 speed);
u32 test_address(int channel, int rank);
void dqsset(u8 ch, u8 lane, const struct dll_setting *setting);
void dqset(u8 ch, u8 lane, const struct dll_setting *setting);