summaryrefslogtreecommitdiff
path: root/src/soc/intel/alderlake
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/alderlake')
-rw-r--r--src/soc/intel/alderlake/include/soc/meminit.h8
-rw-r--r--src/soc/intel/alderlake/meminit.c1
2 files changed, 9 insertions, 0 deletions
diff --git a/src/soc/intel/alderlake/include/soc/meminit.h b/src/soc/intel/alderlake/include/soc/meminit.h
index 5fed5680c6..36d0750d37 100644
--- a/src/soc/intel/alderlake/include/soc/meminit.h
+++ b/src/soc/intel/alderlake/include/soc/meminit.h
@@ -90,6 +90,14 @@ struct mb_cfg {
/* Board type */
uint8_t UserBd;
+
+ /*
+ * Command pins mapping for Controller Channel (ccc)
+ * lp5_ccc_config: Bitmask where bits [3:0] are Controller 0 Channel [3:0] and
+ * bits [7:4] are Controller 1 Channel [3:0]
+ * Bit value: 0 = ccc pin mapping is ascending, 1 = ccc pin mapping is descending.
+ */
+ uint8_t lp5_ccc_config;
};
/*
diff --git a/src/soc/intel/alderlake/meminit.c b/src/soc/intel/alderlake/meminit.c
index f5f747d79b..8473ad8a48 100644
--- a/src/soc/intel/alderlake/meminit.c
+++ b/src/soc/intel/alderlake/meminit.c
@@ -178,6 +178,7 @@ void memcfg_init(FSP_M_CONFIG *mem_cfg,
meminit_channels(mem_cfg, board_cfg, spd_data_ptr, half_populated);
}
+ mem_cfg->Lp5CccConfig = board_cfg->lp5_ccc_config;
mem_cfg->ECT = board_cfg->ect;
mem_cfg->UserBd = board_cfg->UserBd;
mem_cfg->DqPinsInterleaved = board_cfg->dq_pins_interleaved;