summaryrefslogtreecommitdiff
path: root/src/soc/intel/common
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/common')
-rw-r--r--src/soc/intel/common/block/cpu/cpulib.c2
-rw-r--r--src/soc/intel/common/block/include/intelblocks/msr.h2
2 files changed, 2 insertions, 2 deletions
diff --git a/src/soc/intel/common/block/cpu/cpulib.c b/src/soc/intel/common/block/cpu/cpulib.c
index cbf9b1b9dd..9092df1796 100644
--- a/src/soc/intel/common/block/cpu/cpulib.c
+++ b/src/soc/intel/common/block/cpu/cpulib.c
@@ -337,7 +337,7 @@ void mca_configure(void)
void cpu_lt_lock_memory(void *unused)
{
- msr_set_bit(MSR_LT_CONTROL, LT_CONTROL_LOCK_BIT);
+ msr_set(MSR_LT_CONTROL, LT_CONTROL_LOCK);
}
int get_valid_prmrr_size(void)
diff --git a/src/soc/intel/common/block/include/intelblocks/msr.h b/src/soc/intel/common/block/include/intelblocks/msr.h
index 4aa069e068..2ef4561341 100644
--- a/src/soc/intel/common/block/include/intelblocks/msr.h
+++ b/src/soc/intel/common/block/include/intelblocks/msr.h
@@ -56,7 +56,7 @@
#define POWER_CTL_C1E_MASK (1 << 1)
#define MSR_EVICT_CTL 0x2e0
#define MSR_LT_CONTROL 0x2e7
-#define LT_CONTROL_LOCK_BIT (0)
+#define LT_CONTROL_LOCK (1 << 0)
#define MSR_SGX_OWNEREPOCH0 0x300
#define MSR_SGX_OWNEREPOCH1 0x301
#define SMM_FEATURE_CONTROL_MSR 0x4e0