1 files changed, 25 insertions, 0 deletions
diff --git a/src/soc/intel/quark/fsp_params.c b/src/soc/intel/quark/fsp_params.c
new file mode 100644
index 0000000000..d96d410f9a
--- /dev/null
+++ b/src/soc/intel/quark/fsp_params.c
@@ -0,0 +1,25 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2016 Intel Corp.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#include <fsp/util.h>
+#include <soc/ramstage.h>
+
+void platform_fsp_silicon_init_params_cb(FSPS_UPD *silupd)
+{
+}
+
+asmlinkage void chipset_teardown_car(void)
+{
+}