summaryrefslogtreecommitdiff
path: root/src/soc/intel/sch/chip.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc/intel/sch/chip.h')
-rw-r--r--src/soc/intel/sch/chip.h39
1 files changed, 39 insertions, 0 deletions
diff --git a/src/soc/intel/sch/chip.h b/src/soc/intel/sch/chip.h
new file mode 100644
index 0000000000..27d7c7334b
--- /dev/null
+++ b/src/soc/intel/sch/chip.h
@@ -0,0 +1,39 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2007-2008 coresystems GmbH
+ * 2012 secunet Security Networks AG
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#ifndef SOC_INTEL_SCH_CHIP_H
+#define SOC_INTEL_SCH_CHIP_H
+
+#include <drivers/intel/gma/i915.h>
+
+struct soc_intel_sch_config {
+ struct i915_gpu_controller_info gfx;
+
+ /**
+ * Interrupt Routing configuration
+ * If bit7 is 1, the interrupt is disabled.
+ */
+ uint8_t pirqa_routing;
+ uint8_t pirqb_routing;
+ uint8_t pirqc_routing;
+ uint8_t pirqd_routing;
+ uint8_t pirqe_routing;
+ uint8_t pirqf_routing;
+ uint8_t pirqg_routing;
+ uint8_t pirqh_routing;
+};
+
+#endif /* SOC_INTEL_SCH_CHIP_H */