summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/intel/fsp_broadwell_de/fsp/Kconfig12
-rw-r--r--src/soc/intel/fsp_broadwell_de/fsp/chipset_fsp_util.c11
2 files changed, 23 insertions, 0 deletions
diff --git a/src/soc/intel/fsp_broadwell_de/fsp/Kconfig b/src/soc/intel/fsp_broadwell_de/fsp/Kconfig
index e9c6c312e6..32fe0b8be3 100644
--- a/src/soc/intel/fsp_broadwell_de/fsp/Kconfig
+++ b/src/soc/intel/fsp_broadwell_de/fsp/Kconfig
@@ -107,3 +107,15 @@ config FSP_HYPERTHREADING
default y
help
Enable Intel(r) Hyper-Threading Technology for the Broadwell-DE SoC.
+
+config FSP_EHCI1_ENABLE
+ bool "EHCI1 Enable"
+ default n
+ help
+ Enable EHCI controller 1
+
+config FSP_EHCI2_ENABLE
+ bool "EHCI2 Enable"
+ default n
+ help
+ Enable EHCI controller 2
diff --git a/src/soc/intel/fsp_broadwell_de/fsp/chipset_fsp_util.c b/src/soc/intel/fsp_broadwell_de/fsp/chipset_fsp_util.c
index 0f9ffa9494..148ffdc367 100644
--- a/src/soc/intel/fsp_broadwell_de/fsp/chipset_fsp_util.c
+++ b/src/soc/intel/fsp_broadwell_de/fsp/chipset_fsp_util.c
@@ -105,6 +105,17 @@ static void ConfigureDefaultUpdData(UPD_DATA_REGION *UpdData)
UpdData->HyperThreading = 1;
else
UpdData->HyperThreading = 0;
+
+ /* Enable USB */
+ if (IS_ENABLED(CONFIG_FSP_EHCI1_ENABLE))
+ UpdData->Ehci1Enable = 1;
+ else
+ UpdData->Ehci1Enable = 0;
+
+ if (IS_ENABLED(CONFIG_FSP_EHCI2_ENABLE))
+ UpdData->Ehci2Enable = 1;
+ else
+ UpdData->Ehci2Enable = 0;
}
/* Set up the Broadwell-DE specific structures for the call into the FSP */