summaryrefslogtreecommitdiff
path: root/src/southbridge/amd/sb600/sb600.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/southbridge/amd/sb600/sb600.c')
-rw-r--r--src/southbridge/amd/sb600/sb600.c16
1 files changed, 8 insertions, 8 deletions
diff --git a/src/southbridge/amd/sb600/sb600.c b/src/southbridge/amd/sb600/sb600.c
index 9e57ac21eb..9acd2cf77e 100644
--- a/src/southbridge/amd/sb600/sb600.c
+++ b/src/southbridge/amd/sb600/sb600.c
@@ -23,9 +23,9 @@
#include <device/pci_ops.h>
#include "sb600.h"
-static device_t find_sm_dev(device_t dev, u32 devfn)
+static struct device *find_sm_dev(struct device *dev, u32 devfn)
{
- device_t sm_dev;
+ struct device *sm_dev;
sm_dev = dev_find_slot(dev->bus->secondary, devfn);
if (!sm_dev)
@@ -45,7 +45,7 @@ static device_t find_sm_dev(device_t dev, u32 devfn)
return sm_dev;
}
-void set_sm_enable_bits(device_t sm_dev, u32 reg_pos, u32 mask, u32 val)
+void set_sm_enable_bits(struct device *sm_dev, u32 reg_pos, u32 mask, u32 val)
{
u32 reg_old, reg;
reg = reg_old = pci_read_config32(sm_dev, reg_pos);
@@ -88,8 +88,8 @@ u8 pm2_ioread(u8 reg)
return pmio_read_index(PM2_INDEX, reg);
}
-static void set_pmio_enable_bits(device_t sm_dev, u32 reg_pos,
- u32 mask, u32 val)
+static void set_pmio_enable_bits(struct device *sm_dev, u32 reg_pos, u32 mask,
+ u32 val)
{
u8 reg_old, reg;
reg = reg_old = pm_ioread(reg_pos);
@@ -100,10 +100,10 @@ static void set_pmio_enable_bits(device_t sm_dev, u32 reg_pos,
}
}
-void sb600_enable(device_t dev)
+void sb600_enable(struct device *dev)
{
- device_t sm_dev = 0;
- device_t bus_dev = 0;
+ struct device *sm_dev = NULL;
+ struct device *bus_dev = NULL;
int index = -1;
u32 deviceid;
u32 vendorid;