summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/bd82x6x/chip.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/southbridge/intel/bd82x6x/chip.h')
-rw-r--r--src/southbridge/intel/bd82x6x/chip.h10
1 files changed, 10 insertions, 0 deletions
diff --git a/src/southbridge/intel/bd82x6x/chip.h b/src/southbridge/intel/bd82x6x/chip.h
index 05eeab225d..092a8f11c7 100644
--- a/src/southbridge/intel/bd82x6x/chip.h
+++ b/src/southbridge/intel/bd82x6x/chip.h
@@ -77,6 +77,16 @@ struct southbridge_intel_bd82x6x_config {
/* Enable linear PCIe Root Port function numbers starting at zero */
uint8_t pcie_port_coalesce;
+
+ /* Override PCIe ASPM */
+ uint8_t pcie_aspm_f0;
+ uint8_t pcie_aspm_f1;
+ uint8_t pcie_aspm_f2;
+ uint8_t pcie_aspm_f3;
+ uint8_t pcie_aspm_f4;
+ uint8_t pcie_aspm_f5;
+ uint8_t pcie_aspm_f6;
+ uint8_t pcie_aspm_f7;
};
#endif /* SOUTHBRIDGE_INTEL_BD82X6X_CHIP_H */