summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/common/pmutil.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/southbridge/intel/common/pmutil.h')
-rw-r--r--src/southbridge/intel/common/pmutil.h10
1 files changed, 10 insertions, 0 deletions
diff --git a/src/southbridge/intel/common/pmutil.h b/src/southbridge/intel/common/pmutil.h
index c578982e92..2e761ccef2 100644
--- a/src/southbridge/intel/common/pmutil.h
+++ b/src/southbridge/intel/common/pmutil.h
@@ -63,8 +63,14 @@
#define LV2 0x14
#define LV3 0x15
#define LV4 0x16
+#if IS_ENABLED(CONFIG_SOUTHBRIDGE_INTEL_I82801GX)
+#define PM2_CNT 0x20 // mobile only
+#define GPE0_STS 0x28
+#else
#define PM2_CNT 0x50 // mobile only
#define GPE0_STS 0x20
+#endif /* IS_ENABLED(CONFIG_SOUTHBRIDGE_INTEL_I82801GX) */
+#define USB4_STS (1 << 14) /* i82801gx only */
#define PME_B0_STS (1 << 13)
#define PME_STS (1 << 11)
#define BATLOW_STS (1 << 10)
@@ -74,7 +80,11 @@
#define TCOSCI_STS (1 << 6)
#define SWGPE_STS (1 << 2)
#define HOT_PLUG_STS (1 << 1)
+#if IS_ENABLED(CONFIG_SOUTHBRIDGE_INTEL_I82801GX)
+#define GPE0_EN 0x2c
+#else
#define GPE0_EN 0x28
+#endif /* IS_ENABLED(CONFIG_SOUTHBRIDGE_INTEL_I82801GX) */
#define PME_B0_EN (1 << 13)
#define PME_EN (1 << 11)
#define TCOSCI_EN (1 << 6)