summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82371eb/fadt.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/southbridge/intel/i82371eb/fadt.c')
-rw-r--r--src/southbridge/intel/i82371eb/fadt.c2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/southbridge/intel/i82371eb/fadt.c b/src/southbridge/intel/i82371eb/fadt.c
index c775af0c92..249b22b5bc 100644
--- a/src/southbridge/intel/i82371eb/fadt.c
+++ b/src/southbridge/intel/i82371eb/fadt.c
@@ -38,8 +38,6 @@ void acpi_fill_fadt(acpi_fadt_t *fadt)
fadt->p_lvl2_lat = 101; /* >100 means c2 not supported */
fadt->p_lvl3_lat = 1001; /* >1000 means c3 not supported */
- fadt->flush_size = 0; /* only needed if CPU wbinvd is broken */
- fadt->flush_stride = 0;
fadt->duty_offset = 1; /* bit 1:3 in PCNTRL reg (pmbase+0x10) */
fadt->duty_width = 3; /* this width is in bits */
fadt->day_alrm = 0x0d; /* rtc CMOS RAM offset */