summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801cx
diff options
context:
space:
mode:
Diffstat (limited to 'src/southbridge/intel/i82801cx')
-rw-r--r--src/southbridge/intel/i82801cx/i82801cx.h1
-rw-r--r--src/southbridge/intel/i82801cx/reset.c4
2 files changed, 2 insertions, 3 deletions
diff --git a/src/southbridge/intel/i82801cx/i82801cx.h b/src/southbridge/intel/i82801cx/i82801cx.h
index 28428830e2..f196fa324f 100644
--- a/src/southbridge/intel/i82801cx/i82801cx.h
+++ b/src/southbridge/intel/i82801cx/i82801cx.h
@@ -4,7 +4,6 @@
#if !defined(__PRE_RAM__)
#include <device/device.h>
void i82801cx_enable(device_t dev);
-void i82801cx_hard_reset(void);
#endif
diff --git a/src/southbridge/intel/i82801cx/reset.c b/src/southbridge/intel/i82801cx/reset.c
index bd479de758..6883ff089b 100644
--- a/src/southbridge/intel/i82801cx/reset.c
+++ b/src/southbridge/intel/i82801cx/reset.c
@@ -1,7 +1,7 @@
#include <arch/io.h>
-#include "i82801cx.h"
+#include <reset.h>
-void i82801cx_hard_reset(void)
+void hard_reset(void)
{
/* Try rebooting through port 0xcf9 */
// Hard reset without power cycle