summaryrefslogtreecommitdiff
path: root/src/southbridge/intel
diff options
context:
space:
mode:
Diffstat (limited to 'src/southbridge/intel')
-rw-r--r--src/southbridge/intel/bd82x6x/lpc.c9
-rw-r--r--src/southbridge/intel/ibexpeak/lpc.c12
-rw-r--r--src/southbridge/intel/lynxpoint/lpc.c9
3 files changed, 0 insertions, 30 deletions
diff --git a/src/southbridge/intel/bd82x6x/lpc.c b/src/southbridge/intel/bd82x6x/lpc.c
index d5d39f5ff6..8bdaa5af88 100644
--- a/src/southbridge/intel/bd82x6x/lpc.c
+++ b/src/southbridge/intel/bd82x6x/lpc.c
@@ -404,13 +404,6 @@ static void pch_set_acpi_mode(void)
}
}
-static void pch_disable_smm_only_flashing(struct device *dev)
-{
- printk(BIOS_SPEW, "Enabling BIOS updates outside of SMM... ");
-
- pci_and_config8(dev, BIOS_CNTL, ~(1 << 5));
-}
-
static void pch_fixups(struct device *dev)
{
/* Indicate DRAM init done for MRC S3 to know it can resume */
@@ -557,8 +550,6 @@ static void lpc_init(struct device *dev)
/* Interrupt 9 should be level triggered (SCI) */
i8259_configure_irq_trigger(9, 1);
- pch_disable_smm_only_flashing(dev);
-
pch_set_acpi_mode();
pch_fixups(dev);
diff --git a/src/southbridge/intel/ibexpeak/lpc.c b/src/southbridge/intel/ibexpeak/lpc.c
index 361d3a977b..0a9647392c 100644
--- a/src/southbridge/intel/ibexpeak/lpc.c
+++ b/src/southbridge/intel/ibexpeak/lpc.c
@@ -403,16 +403,6 @@ static void pch_set_acpi_mode(void)
}
}
-static void pch_disable_smm_only_flashing(struct device *dev)
-{
- u8 reg8;
-
- printk(BIOS_SPEW, "Enabling BIOS updates outside of SMM... ");
- reg8 = pci_read_config8(dev, BIOS_CNTL);
- reg8 &= ~(1 << 5);
- pci_write_config8(dev, BIOS_CNTL, reg8);
-}
-
static void pch_fixups(struct device *dev)
{
/*
@@ -462,8 +452,6 @@ static void lpc_init(struct device *dev)
/* Interrupt 9 should be level triggered (SCI) */
i8259_configure_irq_trigger(9, 1);
- pch_disable_smm_only_flashing(dev);
-
pch_set_acpi_mode();
pch_fixups(dev);
diff --git a/src/southbridge/intel/lynxpoint/lpc.c b/src/southbridge/intel/lynxpoint/lpc.c
index 3685a413f0..9c07c342b9 100644
--- a/src/southbridge/intel/lynxpoint/lpc.c
+++ b/src/southbridge/intel/lynxpoint/lpc.c
@@ -475,13 +475,6 @@ static void pch_set_acpi_mode(void)
apm_control(APM_CNT_ACPI_DISABLE);
}
-static void pch_disable_smm_only_flashing(struct device *dev)
-{
- printk(BIOS_SPEW, "Enabling BIOS updates outside of SMM... ");
-
- pci_and_config8(dev, BIOS_CNTL, ~(1 << 5));
-}
-
static void pch_fixups(struct device *dev)
{
/* Indicate DRAM init done for MRC S3 to know it can resume */
@@ -533,8 +526,6 @@ static void lpc_init(struct device *dev)
/* Interrupt 9 should be level triggered (SCI) */
i8259_configure_irq_trigger(9, 1);
- pch_disable_smm_only_flashing(dev);
-
pch_set_acpi_mode();
pch_fixups(dev);