summaryrefslogtreecommitdiff
path: root/src/superio
diff options
context:
space:
mode:
Diffstat (limited to 'src/superio')
-rw-r--r--src/superio/smsc/lpc47b397/early_gpio.c45
1 files changed, 0 insertions, 45 deletions
diff --git a/src/superio/smsc/lpc47b397/early_gpio.c b/src/superio/smsc/lpc47b397/early_gpio.c
deleted file mode 100644
index 66a040cfff..0000000000
--- a/src/superio/smsc/lpc47b397/early_gpio.c
+++ /dev/null
@@ -1,45 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright (C) 2000 AG Electronics Ltd.
- * Copyright (C) 2003-2004 Linux Networx
- * Copyright (C) 2004 Tyan
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; either version 2 of the License, or
- * (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- */
-
-static void lpc47b397_gpio_offset_out(u16 iobase, u16 offset, u8 value)
-{
- outb(value, iobase + offset);
-}
-
-static u8 lpc47b397_gpio_offset_in(u16 iobase, u16 offset)
-{
- return inb(iobase+offset);
-}
-
-#if 0
-/* For GP60-GP64, GP66-GP85. */
-#define LPC47B397_GPIO_CNTL_INDEX 0x70
-#define LPC47B397_GPIO_CNTL_DATA 0x71
-
-static void lpc47b397_gpio_index_out(u16 iobase, u8 index, u8 value)
-{
- outb(index, iobase + LPC47B397_GPIO_CNTL_INDEX);
- outb(value, iobase + LPC47B397_GPIO_CNTL_DATA);
-}
-
-static u8 lpc47b397_gpio_index_in(u16 iobase, u8 index)
-{
- outb(index, iobase + LPC47B397_GPIO_CNTL_INDEX);
- return inb(iobase + LPC47B397_GPIO_CNTL_DATA);
-}
-#endif