summaryrefslogtreecommitdiff
path: root/src/vendorcode/amd/agesa/f12/Proc/Mem/NB/mnphy.c
diff options
context:
space:
mode:
Diffstat (limited to 'src/vendorcode/amd/agesa/f12/Proc/Mem/NB/mnphy.c')
-rw-r--r--src/vendorcode/amd/agesa/f12/Proc/Mem/NB/mnphy.c9
1 files changed, 3 insertions, 6 deletions
diff --git a/src/vendorcode/amd/agesa/f12/Proc/Mem/NB/mnphy.c b/src/vendorcode/amd/agesa/f12/Proc/Mem/NB/mnphy.c
index 08b3a66625..d84e4172ff 100644
--- a/src/vendorcode/amd/agesa/f12/Proc/Mem/NB/mnphy.c
+++ b/src/vendorcode/amd/agesa/f12/Proc/Mem/NB/mnphy.c
@@ -691,8 +691,7 @@ MemNcmnGetSetTrainDlyNb (
} else if (Rank) {
Index += 0x60;
}
- // break is not being used here because AccessRdDqsDly and AccessWrDatDly also need
- // to run AccessPhRecDly sequence.
+ // fall through - AccessRdDqsDly and AccessWrDatDly also need to run AccessPhRecDly sequence
case AccessPhRecDly:
Index += (Byte / 4);
Offset = 8 * (Byte % 4);
@@ -818,8 +817,7 @@ MemNcmnGetSetTrainDlyClientNb (
case AccessRdDqsDly:
case AccessWrDatDly:
Index += (Dimm * 0x100);
- // break is not being used here because AccessRdDqsDly and AccessWrDatDly also need
- // to run AccessPhRecDly sequence.
+ // fall through - AccessRdDqsDly and AccessWrDatDly also need to run AccessPhRecDly sequence
case AccessPhRecDly:
Index += (Byte / 4);
Offset = 8 * (Byte % 4);
@@ -967,8 +965,7 @@ MemNcmnGetSetTrainDlyUnb (
} else if (Rank) {
Index += 0x60;
}
- // break is not being used here because AccessRdDqsDly and AccessWrDatDly also need
- // to run AccessPhRecDly sequence.
+ // fall through - AccessRdDqsDly and AccessWrDatDly also need to run AccessPhRecDly sequence
case AccessPhRecDly:
Index += (Byte / 4);
Offset = 8 * (Byte % 4);