diff options
Diffstat (limited to 'src/vendorcode/amd/agesa/f16kb/Proc/GNB/Modules/GnbIoapic/GnbIoapic.c')
-rw-r--r-- | src/vendorcode/amd/agesa/f16kb/Proc/GNB/Modules/GnbIoapic/GnbIoapic.c | 224 |
1 files changed, 224 insertions, 0 deletions
diff --git a/src/vendorcode/amd/agesa/f16kb/Proc/GNB/Modules/GnbIoapic/GnbIoapic.c b/src/vendorcode/amd/agesa/f16kb/Proc/GNB/Modules/GnbIoapic/GnbIoapic.c new file mode 100644 index 0000000000..3a7c6ac8b2 --- /dev/null +++ b/src/vendorcode/amd/agesa/f16kb/Proc/GNB/Modules/GnbIoapic/GnbIoapic.c @@ -0,0 +1,224 @@ +/* $NoKeywords:$ */ +/** + * @file + * + * NB IOAPIC Initialization + * + * + * + * @xrefitem bom "File Content Label" "Release Content" + * @e project: AGESA + * @e sub-project: GNB + * @e \$Revision: 84150 $ @e \$Date: 2012-12-12 15:46:25 -0600 (Wed, 12 Dec 2012) $ + * + */ +/* +***************************************************************************** +* + * Copyright (c) 2008 - 2013, Advanced Micro Devices, Inc. + * All rights reserved. + * + * Redistribution and use in source and binary forms, with or without + * modification, are permitted provided that the following conditions are met: + * * Redistributions of source code must retain the above copyright + * notice, this list of conditions and the following disclaimer. + * * Redistributions in binary form must reproduce the above copyright + * notice, this list of conditions and the following disclaimer in the + * documentation and/or other materials provided with the distribution. + * * Neither the name of Advanced Micro Devices, Inc. nor the names of + * its contributors may be used to endorse or promote products derived + * from this software without specific prior written permission. + * + * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND + * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED + * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE + * DISCLAIMED. IN NO EVENT SHALL ADVANCED MICRO DEVICES, INC. BE LIABLE FOR ANY + * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES + * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; + * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND + * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT + * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS + * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. +* *************************************************************************** +* +*/ + +/*---------------------------------------------------------------------------------------- + * M O D U L E S U S E D + *---------------------------------------------------------------------------------------- + */ +#include "AGESA.h" +#include "Ids.h" +#include "amdlib.h" +#include "Gnb.h" +#include "GnbPcieConfig.h" +#include "GnbCommonLib.h" +#include "PcieConfigLib.h" +#include "Filecode.h" +#include "GnbRegistersCommonV2.h" +#define FILECODE PROC_GNB_MODULES_GNBIOAPIC_GNBIOAPIC_FILECODE +/*---------------------------------------------------------------------------------------- + * D E F I N I T I O N S A N D M A C R O S + *---------------------------------------------------------------------------------------- + */ + + +/*---------------------------------------------------------------------------------------- + * T Y P E D E F S A N D S T R U C T U R E S + *---------------------------------------------------------------------------------------- + */ + + +/*---------------------------------------------------------------------------------------- + * P R O T O T Y P E S O F L O C A L F U N C T I O N S + *---------------------------------------------------------------------------------------- + */ +AGESA_STATUS +GnbNbIoapicInterface ( + IN AMD_CONFIG_PARAMS *StdHeader + ); + +/*----------------------------------------------------------------------------------------*/ +/** + * Callback to init IOAPIC on GNB port + * + * + * + * @param[in] Engine Pointer to engine config descriptor + * @param[in, out] Buffer Not used + * @param[in] Pcie Pointer to global PCIe configuration + * + */ + +VOID +STATIC +IoapicInitCallbackV5 ( + IN PCIe_ENGINE_CONFIG *Engine, + IN OUT VOID *Buffer, + IN PCIe_PLATFORM_CONFIG *Pcie + ) +{ + PCI_ADDR GnbPciAddress; + D0F0xFC_x10_STRUCT D0F0xFC_x10; + + GnbPciAddress = GnbGetHostPciAddress ((GNB_HANDLE *) PcieConfigGetParent (DESCRIPTOR_SILICON, &Engine->Header)); + D0F0xFC_x10.Value = 0x0; + + // Bounds check values - make sure the value is small enough to fit the field size + ASSERT (Engine->Type.Port.PortData.ApicDeviceInfo.GroupMap < (1 << D0F0xFC_x10_BrExtIntrGrp_WIDTH)); + ASSERT (Engine->Type.Port.PortData.ApicDeviceInfo.Swizzle < (1 << D0F0xFC_x10_BrExtIntrSwz_WIDTH)); + ASSERT (Engine->Type.Port.PortData.ApicDeviceInfo.BridgeInt < (1 << D0F0xFC_x10_BrIntIntrMap_WIDTH)); + + // Get the configuration from the PCIe_PORT_DATA APIC_DEVICE_INFO struct + D0F0xFC_x10.Field.BrExtIntrGrp = Engine->Type.Port.PortData.ApicDeviceInfo.GroupMap; + D0F0xFC_x10.Field.BrExtIntrSwz = Engine->Type.Port.PortData.ApicDeviceInfo.Swizzle; + D0F0xFC_x10.Field.BrIntIntrMap = Engine->Type.Port.PortData.ApicDeviceInfo.BridgeInt; + + // Write the register + GnbLibPciIndirectWrite ( + GnbPciAddress.AddressValue | D0F0xF8_ADDRESS, + D0F0xFC_x10_ADDRESS + Engine->Type.Port.LogicalBridgeId, + AccessS3SaveWidth32, + &D0F0xFC_x10.Value, + GnbLibGetHeader (Pcie) + ); +} + +/*----------------------------------------------------------------------------------------*/ +/** + * Callback to Enable IOAPIC on GNB + * + * + * + * @param[in] Descriptor Silicon descriptor + * @param[in] Buffer Pointer to buffer + * @param[in] Pcie Pointer to global PCIe configuration + * @retval AGESA_STATUS + */ +STATIC AGESA_STATUS +IoapicEnableCallbackV5 ( + IN PCIe_DESCRIPTOR_HEADER *Descriptor, + IN OUT VOID *Buffer, + IN PCIe_PLATFORM_CONFIG *Pcie + ) +{ + PCI_ADDR GnbPciAddress; + D0F0xFC_x00_STRUCT D0F0xFC_x00; + UINT32 *AddressPtr; + UINT32 AddressLow; + UINT32 AddressHigh; + + D0F0xFC_x00.Value = 0x0; + D0F0xFC_x00.Field.IoapicEnable = 1; + // Set the extended ID enable (default) + D0F0xFC_x00.Field.IoapicIdExtEn = 1; + // Enable SB feature for every APIC. ACPI OS may disable this once the OS boots + D0F0xFC_x00.Field.IoapicSbFeatureEn = 1; + AddressPtr = (UINT32*) Buffer; + AddressLow = AddressPtr[0] & 0xFFFFFF00; + AddressHigh = AddressPtr[1]; + // Get the PCI address of the GNB + GnbPciAddress = GnbGetHostPciAddress (GnbGetHandle (GnbLibGetHeader (Pcie))); + // If the BLDCFG base address is null, assume that the base address of the APIC has already been programmed + // If base address is defined in BLDCFG, program it here + if ((AddressLow != 0) || (AddressHigh != 0)) { + GnbLibPciIndirectWrite ( + GnbPciAddress.AddressValue | D0F0xF8_ADDRESS, + D0F0xFC_x01_ADDRESS, + AccessS3SaveWidth32, + &AddressLow, + GnbLibGetHeader (Pcie) + ); + GnbLibPciIndirectWrite ( + GnbPciAddress.AddressValue | D0F0xF8_ADDRESS, + D0F0xFC_x02_ADDRESS, + AccessS3SaveWidth32, + &AddressHigh, + GnbLibGetHeader (Pcie) + ); + } + // Enable the IOAPIC. + GnbLibPciIndirectWrite ( + GnbPciAddress.AddressValue | D0F0xF8_ADDRESS, + D0F0xFC_x00_ADDRESS, + AccessS3SaveWidth32, + &D0F0xFC_x00.Value, + GnbLibGetHeader (Pcie) + ); + return AGESA_SUCCESS; +} + +/*----------------------------------------------------------------------------------------*/ +/** + * Init NB IOAPIC + * + * + * + * @param[in] StdHeader Standard Configuration Header + */ + +AGESA_STATUS +GnbNbIoapicInterface ( + IN AMD_CONFIG_PARAMS *StdHeader + ) +{ + AMD_MID_PARAMS *MidParamsPtr; + AGESA_STATUS Status; + PCIe_PLATFORM_CONFIG *Pcie; + UINT64 GnbNbIoapicAddress; + IDS_HDT_CONSOLE (GNB_TRACE, "GnbNbIoapicInterface Enter\n"); + Status = PcieLocateConfigurationData (StdHeader, &Pcie); + if (Status == AGESA_SUCCESS) { + MidParamsPtr = (AMD_MID_PARAMS *) StdHeader; + GnbNbIoapicAddress = MidParamsPtr->GnbMidConfiguration.GnbIoapicAddress; + // For each ENGINE, configure the group, swizzle, and pin per APIC_DEVICE_INFO + PcieConfigRunProcForAllEngines (DESCRIPTOR_ALLOCATED | DESCRIPTOR_PCIE_ENGINE, IoapicInitCallbackV5, NULL, Pcie); + + // For each GNB, configure the IOAPIC Enable, ID Size, and SB Feature Enable + Status = PcieConfigRunProcForAllDescriptors (DESCRIPTOR_SILICON, 0, DESCRIPTOR_TERMINATE_TOPOLOGY, IoapicEnableCallbackV5, &GnbNbIoapicAddress, Pcie); + } + IDS_HDT_CONSOLE (GNB_TRACE, "GnbNbIoapicInterface Exit\n"); + return Status; +} + + |