summaryrefslogtreecommitdiff
path: root/src/vendorcode/intel/fsp/fsp2_0/cannonlake/FsptUpd.h
diff options
context:
space:
mode:
Diffstat (limited to 'src/vendorcode/intel/fsp/fsp2_0/cannonlake/FsptUpd.h')
-rw-r--r--src/vendorcode/intel/fsp/fsp2_0/cannonlake/FsptUpd.h6
1 files changed, 3 insertions, 3 deletions
diff --git a/src/vendorcode/intel/fsp/fsp2_0/cannonlake/FsptUpd.h b/src/vendorcode/intel/fsp/fsp2_0/cannonlake/FsptUpd.h
index eeba7ae50b..90fae70158 100644
--- a/src/vendorcode/intel/fsp/fsp2_0/cannonlake/FsptUpd.h
+++ b/src/vendorcode/intel/fsp/fsp2_0/cannonlake/FsptUpd.h
@@ -68,7 +68,7 @@ typedef struct {
typedef struct {
/** Offset 0x0040 - PcdSerialIoUartDebugEnable
- Enable SerialIo Uart debug library with/without initializing SerialIo Uart device in FSP.
+ Enable SerialIo Uart debug library with/without initializing SerialIo Uart device in FSP.
0:Disable, 1:Enable and Initialize, 2:Enable without Initializing
**/
UINT8 PcdSerialIoUartDebugEnable;
@@ -96,12 +96,12 @@ typedef struct {
UINT32 PcdSerialIoUartInputClock;
/** Offset 0x0048 - Pci Express Base Address
- Base address to be programmed for Pci Express
+ Base address to be programmed for Pci Express
**/
UINT64 PcdPciExpressBaseAddress;
/** Offset 0x0050 - Pci Express Region Length
- Region Length to be programmed for Pci Express
+ Region Length to be programmed for Pci Express
**/
UINT32 PcdPciExpressRegionLength;