summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/glados/devicetree.cb12
1 files changed, 12 insertions, 0 deletions
diff --git a/src/mainboard/google/glados/devicetree.cb b/src/mainboard/google/glados/devicetree.cb
index 9bb065de17..2c6d99736f 100644
--- a/src/mainboard/google/glados/devicetree.cb
+++ b/src/mainboard/google/glados/devicetree.cb
@@ -20,6 +20,18 @@ chip soc/intel/skylake
[PchSerialIoIndexUart2] = PchSerialIoPci, \
}"
+ register "PortUsb20Enable[0]" = "1" /* Type-C Port 1 */
+ register "PortUsb20Enable[1]" = "1" /* Type-C Port 2 */
+ register "PortUsb20Enable[2]" = "1" /* Bluetooth */
+ register "PortUsb20Enable[4]" = "1" /* Type-A Port 1 */
+ register "PortUsb20Enable[6]" = "1" /* Camera */
+ register "PortUsb20Enable[8]" = "1" /* Type-A Port 2 */
+
+ register "PortUsb30Enable[0]" = "1" /* Type-C Port 1 */
+ register "PortUsb30Enable[1]" = "1" /* Type-C Port 2 */
+ register "PortUsb30Enable[2]" = "1" /* Type-A Port 1 */
+ register "PortUsb30Enable[3]" = "1" /* Type-A Port 2 */
+
# Enable Root port 1 and 5.
register "PcieRpEnable[0]" = "1"
register "PcieRpEnable[4]" = "1"