summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/nyan/romstage.c7
-rw-r--r--src/mainboard/google/nyan_big/romstage.c7
-rw-r--r--src/mainboard/google/nyan_blaze/romstage.c7
3 files changed, 3 insertions, 18 deletions
diff --git a/src/mainboard/google/nyan/romstage.c b/src/mainboard/google/nyan/romstage.c
index ee54a50ef7..eeec9bdb56 100644
--- a/src/mainboard/google/nyan/romstage.c
+++ b/src/mainboard/google/nyan/romstage.c
@@ -134,12 +134,7 @@ static void configure_ec_spi_bus(void)
static void configure_tpm_i2c_bus(void)
{
- /*
- * The TPM is on I2C3 and can theoretically run at 400 KHz but doesn't
- * seem to work above around 40 KHz. It's set to run at 100 KHz in the
- * kernel.
- */
- clock_configure_i2c_scl_freq(i2c3, PLLP, 40);
+ clock_configure_i2c_scl_freq(i2c3, PLLP, 400);
i2c_init(2);
}
diff --git a/src/mainboard/google/nyan_big/romstage.c b/src/mainboard/google/nyan_big/romstage.c
index e1597c8ba9..6327c97ba3 100644
--- a/src/mainboard/google/nyan_big/romstage.c
+++ b/src/mainboard/google/nyan_big/romstage.c
@@ -134,12 +134,7 @@ static void configure_ec_spi_bus(void)
static void configure_tpm_i2c_bus(void)
{
- /*
- * The TPM is on I2C3 and can theoretically run at 400 KHz but doesn't
- * seem to work above around 40 KHz. It's set to run at 100 KHz in the
- * kernel.
- */
- clock_configure_i2c_scl_freq(i2c3, PLLP, 40);
+ clock_configure_i2c_scl_freq(i2c3, PLLP, 400);
i2c_init(2);
}
diff --git a/src/mainboard/google/nyan_blaze/romstage.c b/src/mainboard/google/nyan_blaze/romstage.c
index e1597c8ba9..6327c97ba3 100644
--- a/src/mainboard/google/nyan_blaze/romstage.c
+++ b/src/mainboard/google/nyan_blaze/romstage.c
@@ -134,12 +134,7 @@ static void configure_ec_spi_bus(void)
static void configure_tpm_i2c_bus(void)
{
- /*
- * The TPM is on I2C3 and can theoretically run at 400 KHz but doesn't
- * seem to work above around 40 KHz. It's set to run at 100 KHz in the
- * kernel.
- */
- clock_configure_i2c_scl_freq(i2c3, PLLP, 40);
+ clock_configure_i2c_scl_freq(i2c3, PLLP, 400);
i2c_init(2);
}