summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/google/reef/variants/coral/mainboard.c26
1 files changed, 26 insertions, 0 deletions
diff --git a/src/mainboard/google/reef/variants/coral/mainboard.c b/src/mainboard/google/reef/variants/coral/mainboard.c
index 3da54569bc..c60c083eac 100644
--- a/src/mainboard/google/reef/variants/coral/mainboard.c
+++ b/src/mainboard/google/reef/variants/coral/mainboard.c
@@ -16,6 +16,13 @@
#include <stdint.h>
#include <ec/google/chromeec/ec.h>
#include "baseboard/variants.h"
+#include <soc/cpu.h>
+#include <soc/intel/apollolake/chip.h>
+
+enum {
+ SKU_2_SANTA = 2,
+ SKU_3_SANTA = 3
+};
uint8_t variant_board_sku(void)
{
@@ -31,3 +38,22 @@ void variant_nhlt_oem_overrides(const char **oem_id,
*oem_table_id = CONFIG_VARIANT_DIR;
*oem_revision = variant_board_sku();
}
+
+void mainboard_devtree_update(struct device *dev)
+{
+ /* Override dev tree settings per board */
+ struct soc_intel_apollolake_config *cfg = dev->chip_info;
+ uint8_t sku_id;
+
+ sku_id = variant_board_sku();
+
+ switch (sku_id) {
+ case SKU_2_SANTA:
+ case SKU_3_SANTA:
+ cfg->usb2eye[1].Usb20PerPortPeTxiSet = 7;
+ cfg->usb2eye[1].Usb20PerPortTxiSet = 2;
+ break;
+ default:
+ break;
+ }
+}