summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/southbridge/intel/bd82x6x/lpc.c3
-rw-r--r--src/southbridge/intel/i82801gx/lpc.c3
-rw-r--r--src/southbridge/intel/ibexpeak/lpc.c3
3 files changed, 0 insertions, 9 deletions
diff --git a/src/southbridge/intel/bd82x6x/lpc.c b/src/southbridge/intel/bd82x6x/lpc.c
index 8bdaa5af88..7f648a9f16 100644
--- a/src/southbridge/intel/bd82x6x/lpc.c
+++ b/src/southbridge/intel/bd82x6x/lpc.c
@@ -529,9 +529,6 @@ static void lpc_init(struct device *dev)
printk(BIOS_ERR, "Unknown Chipset: 0x%04x\n", dev->device);
}
- /* Set the state of the GPIO lines. */
- //gpio_init(dev);
-
/* Initialize the real time clock. */
sb_rtc_init();
diff --git a/src/southbridge/intel/i82801gx/lpc.c b/src/southbridge/intel/i82801gx/lpc.c
index a8bc7e3fa1..a44bbf967c 100644
--- a/src/southbridge/intel/i82801gx/lpc.c
+++ b/src/southbridge/intel/i82801gx/lpc.c
@@ -335,9 +335,6 @@ static void lpc_init(struct device *dev)
/* Configure Cx state registers */
i82801gx_configure_cstates(dev);
- /* Set the state of the GPIO lines. */
- //gpio_init(dev);
-
/* Initialize the real time clock. */
i82801gx_rtc_init(dev);
diff --git a/src/southbridge/intel/ibexpeak/lpc.c b/src/southbridge/intel/ibexpeak/lpc.c
index 0a9647392c..3309283187 100644
--- a/src/southbridge/intel/ibexpeak/lpc.c
+++ b/src/southbridge/intel/ibexpeak/lpc.c
@@ -431,9 +431,6 @@ static void lpc_init(struct device *dev)
/* Initialize power management */
mobile5_pm_init(dev);
- /* Set the state of the GPIO lines. */
- //gpio_init(dev);
-
/* Initialize the real time clock. */
pch_rtc_init(dev);