summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/mainboard/intel/adlrvp/variants/adlrvp_p/devicetree.cb2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/mainboard/intel/adlrvp/variants/adlrvp_p/devicetree.cb b/src/mainboard/intel/adlrvp/variants/adlrvp_p/devicetree.cb
index fadf602536..818f32f9fa 100644
--- a/src/mainboard/intel/adlrvp/variants/adlrvp_p/devicetree.cb
+++ b/src/mainboard/intel/adlrvp/variants/adlrvp_p/devicetree.cb
@@ -61,6 +61,8 @@ chip soc/intel/alderlake
# Enable PCH PCIE RP 11 for optane
register "PcieRpEnable[10]" = "1"
+ # Hybrid storage mode
+ register "HybridStorageMode" = "1"
# Enable CPU PCIE RP 1 using PEG CLK 0
register "PcieClkSrcUsage[0]" = "0x40"