summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/soc/qualcomm/sc7180/clock.c8
-rw-r--r--src/soc/qualcomm/sc7180/include/soc/clock.h1
2 files changed, 0 insertions, 9 deletions
diff --git a/src/soc/qualcomm/sc7180/clock.c b/src/soc/qualcomm/sc7180/clock.c
index 3702fa6ed4..919735d7d6 100644
--- a/src/soc/qualcomm/sc7180/clock.c
+++ b/src/soc/qualcomm/sc7180/clock.c
@@ -12,14 +12,6 @@
struct clock_config qup_cfg[] = {
{
- .hz = QUPV3_UART_SRC_HZ,
- .src = SRC_GPLL0_EVEN_300MHZ,
- .div = DIV(1),
- .m = 384,
- .n = 15625,
- .d_2 = 15625,
- },
- {
.hz = SRC_XO_HZ, /* 19.2KHz */
.src = SRC_XO_19_2MHZ,
.div = DIV(1),
diff --git a/src/soc/qualcomm/sc7180/include/soc/clock.h b/src/soc/qualcomm/sc7180/include/soc/clock.h
index c9ecfb2a1f..62e2a34174 100644
--- a/src/soc/qualcomm/sc7180/include/soc/clock.h
+++ b/src/soc/qualcomm/sc7180/include/soc/clock.h
@@ -20,7 +20,6 @@
#define SRC_XO_HZ (19200 * KHz)
#define GPLL0_EVEN_HZ (300 * MHz)
#define GPLL0_MAIN_HZ (600 * MHz)
-#define QUPV3_UART_SRC_HZ 7372800
#define SRC_XO_19_2MHZ 0
#define SRC_GPLL0_MAIN_600MHZ 1