summaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/arch/i386/Config.lb10
-rw-r--r--src/arch/ppc/Config.lb7
-rw-r--r--src/config/Config.lb12
-rw-r--r--src/config/coreboot_ram.ld2
4 files changed, 5 insertions, 26 deletions
diff --git a/src/arch/i386/Config.lb b/src/arch/i386/Config.lb
index 60b15906c3..3b5be31d91 100644
--- a/src/arch/i386/Config.lb
+++ b/src/arch/i386/Config.lb
@@ -44,16 +44,6 @@ end
if CONFIG_USE_FAILOVER_IMAGE
makedefine COREBOOT_APC:=
makedefine COREBOOT_RAM_ROM:=
-
- makerule coreboot.rom
- depends "coreboot.strip"
- action "cp $< $@"
- end
-else
- makerule coreboot.rom
- depends "coreboot.strip buildrom"
- action "./buildrom $< $@ /dev/null $(CONFIG_ROM_IMAGE_SIZE) $(CONFIG_ROM_SECTION_SIZE)"
- end
end
makerule crt0.S
diff --git a/src/arch/ppc/Config.lb b/src/arch/ppc/Config.lb
index 0b06eef37e..ef7f140b93 100644
--- a/src/arch/ppc/Config.lb
+++ b/src/arch/ppc/Config.lb
@@ -1,12 +1,7 @@
ldscript init/ldscript.lb
-makerule coreboot.strip
- depends "coreboot"
- action "cp $< $@"
-end
-
makerule coreboot.rom
- depends "coreboot.strip"
+ depends "coreboot"
action "cp $< $@"
end
diff --git a/src/config/Config.lb b/src/config/Config.lb
index 8c954d20bb..40dcf9bd19 100644
--- a/src/config/Config.lb
+++ b/src/config/Config.lb
@@ -33,9 +33,9 @@ end
# action "perl -e 'foreach $$var (split(\" \", $$ENV{VARIABLES})) { if ($$ENV{$$var} =~ m/^(0x[0-9a-fA-F]+|0[0-7]+|[0-9]+)$$/) { print \"$$var = $$ENV{$$var};\n\"; }}' > $@"
#end
-makerule coreboot.strip
+makerule coreboot.rom
depends "coreboot"
- action "$(CONFIG_OBJCOPY) -O binary coreboot coreboot.strip"
+ action "$(CONFIG_OBJCOPY) -O binary coreboot coreboot.rom"
end
makerule coreboot.a
@@ -133,12 +133,6 @@ makerule coreboot
action "$(CONFIG_CROSS_COMPILE)objdump -dS coreboot > coreboot.disasm"
end
-# the buildrom tool
-makerule buildrom
- depends "$(TOP)/util/buildrom/buildrom.c"
- action "$(HOSTCC) -o $@ $<"
-end
-
# Force crt0.s (which has build time version code in it to rebuild every time)
makedefine .PHONY : crt0.s
makerule crt0.s
@@ -204,7 +198,7 @@ makerule clean
action "rm -f ldscript.ld"
action "rm -f a.out *.s *.l *.o *.E *.inc"
action "rm -f TAGS tags romcc*"
- action "rm -f docipl buildrom* chips.c *chip.c coreboot_apc* coreboot_ram* coreboot_pay*"
+ action "rm -f docipl chips.c *chip.c coreboot_apc* coreboot_ram* coreboot_pay*"
action "rm -f build_opt_tbl* nrv2b* option_table.c option_table.h crt0.S crt0.disasm"
action "rm -f smm smm.elf smm.map smm_bin.c"
action "rm -f dsdt.aml dsdt.c"
diff --git a/src/config/coreboot_ram.ld b/src/config/coreboot_ram.ld
index 2934b2e6e2..5e988ffeaf 100644
--- a/src/config/coreboot_ram.ld
+++ b/src/config/coreboot_ram.ld
@@ -57,7 +57,7 @@ SECTIONS
/*
* kevinh/Ispiri - Added an align, because the objcopy tool
* incorrectly converts sections that are not long word aligned.
- * This breaks the coreboot.strip target.
+ * This breaks the coreboot.rom target.
*/
. = ALIGN(4);