summaryrefslogtreecommitdiff
AgeCommit message (Expand)Author
2019-09-10AUTHORS: Move src/arch/x86 copyrights into AUTHORS fileMartin Roth
2019-09-10mb/google/poppy/variant/nocturne: add EC_SYNC_GPIONick Vaccaro
2019-09-10mb/google/hatch/variants/helios: Modify FPU power on sequenceFrank_Chu
2019-09-10mb/google/octopus: Add a new sku for meepWisley Chen
2019-09-10mb/google/kahlee/treeya: Tune I2C bus 1, 2 and 3 clockPeichao Wang
2019-09-10soc/intel/skylake: Add option to toggle Hyper-ThreadingPatrick Rudolph
2019-09-09mb/google/hatch: Distinguish SKU1 and 2 for eMMC and SSD respectivelyPeichao Wang
2019-09-09soc/amd/picasso: Update TSC and monotonic timerMarshall Dawson
2019-09-09soc/amd/common/lpc: Add decode disable functionMarshall Dawson
2019-09-09soc/amd/common: Add missing stdint.h to lpc.hMarshall Dawson
2019-09-09arch/x86: Refactor CAR_GLOBAL quirk for FSP1.0Kyösti Mälkki
2019-09-09intel/fsp_broadwell_de: Add early timestampsKyösti Mälkki
2019-09-09intel/fsp_broadwell_de: Enable CONSOLE_CBMEM by defaultKyösti Mälkki
2019-09-09soc/intel/common/block/cse: Add helper function heci_send_receiveSridhar Siricilla
2019-09-09soc/intel/cannonlake: Allow coreboot to handle SPI lockdownSubrata Banik
2019-09-09lib/spd_bin: Extend DDR4 spd informationEric Lai
2019-09-09mb/google/drallion: modify USB settingEric Lai
2019-09-09mb/asrock/h110m: add missing pci devices to treeMaxim Polyakov
2019-09-09mb/asrock/h110m: disable unused sata portsMaxim Polyakov
2019-09-09mb/asrock/h110m: disable unused serial busesMaxim Polyakov
2019-09-09mb/asrock/h110m: remove unsed i2c_voltage settingsMaxim Polyakov
2019-09-09mb/asrock/h110m: use VR_CFG_AMP() macro to set PSI thresholdMaxim Polyakov
2019-09-09mb/asrock/h110m: fix VR domains configurationMaxim Polyakov
2019-09-09src/southbridge/amd/pi/hudson/lpc.c: add missing MCFG ACPI table generationMichał Żygowski
2019-09-09soc/intel/cannonlake: Add ability to disable Heci1Bora Guvendik
2019-09-09drivers/intel/fsp2_0: Fix minor whitespaceMarshall Dawson
2019-09-09intel/fsp2_0: Move temporary RAM to .bss with FSP_USES_CB_STACKKyösti Mälkki
2019-09-07security/tpm: Use correct hash digest lengthsJacob Garber
2019-09-06src/vendorcode/intel: Update Cometlake FSP headers as per FSP v1344Ronak Kanabar
2019-09-06soc/amd/common: Add missing stdint.h to acpimmio.hMarshall Dawson
2019-09-06soc/amd/common: Add missing stdint.h to BiosCallOuts.hMarshall Dawson
2019-09-06superio/smsc/lpc47b397: fix regression in ops overrideFelix Held
2019-09-06src/superio/aspeed/ast2400: Use new SuperIO acpigenChristian Walter
2019-09-06soc/intel/skylake: Add Lewisburg family PCH supportMaxim Polyakov
2019-09-06security/tpm/tss/tcg-2.0: Add support for algorithmsFrans Hendriks
2019-09-06superio/common: Add ssdtgen for generic SuperIOsPatrick Rudolph
2019-09-06soc/mediatek: Fix USB enumeration issueChangqi Hu
2019-09-06mb/google/hatch/variants/helios: Update DPTF parameters and TDP PL1/PL2Frank_Chu
2019-09-06util/sconfig: Expose usable PCI and PNP device namesKyösti Mälkki
2019-09-06nb/intel/x4x/raminit: Move dummy reads after JEDEC initArthur Heymans
2019-09-05mb/google/octopus: Set sar file name for meep skuWisley Chen
2019-09-05inteltool: Add Skylake Xeon E DMI3 Host bridge IdMaxim Polyakov
2019-09-05mb/google/drallion: modify PCIE settingEric Lai
2019-09-05inteltool: add Lewisburg C62x GPIOs supportMaxim Polyakov
2019-09-05mb/google/octopus: Load custom SAR values by SKU ID for BloogTony Huang
2019-09-05mb/siemens/mc_apl5: Disable IGD if no EDID data availableMario Scheithauer
2019-09-05soc/intel/cannonlake: memory spd data debugEric Lai
2019-09-05security/tpm/tss/tcg-2.0: Add multi digits support to tlcl_extend()Frans Hendriks
2019-09-04drivers/spi/spi_flash.c: Add SPI vendor IDsRichard Spiegel
2019-09-04mb/google/kahlee/treeya: Update the memory timing table for Treeya to the 2T ...Peichao Wang