index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
2021-05-10
soc/amd/picasso: move acpigen_dptc_call_alib to new common alib
Felix Held
2021-05-10
Revert "soc/amd/common/espi: Don't set alert pin in espi_set_initial_config"
Raul E Rangel
2021-05-10
soc/amd/cezanne: Force resets to be cold
Marshall Dawson
2021-05-10
mb/google/mancomb: Fix TPM setting in devicetree
Ivy Jian
2021-05-10
cezanne/psp_verstage: update SRAM address
Kangheui Won
2021-05-10
amd/cezanne: verify transfer buffer in bootblock
Kangheui Won
2021-05-10
psp_verstage: differentiate bios entry
Kangheui Won
2021-05-10
psp_verstage: move platform-specific code to chipset.c
Kangheui Won
2021-05-10
cezanne/psp_verstage: clean up duplicated target
Kangheui Won
2021-05-10
cezanne/psp_verstage: populate a/b firmware
Kangheui Won
2021-05-10
mb/google/guybrush: Enable GFX HDA device
Karthikeyan Ramasubramanian
2021-05-10
mb/google/guybrush: Enable PP5000_PEN
Eric Peers
2021-05-10
soc/mediatek/mt8195: Add RTC driver
Yuchen Huang
2021-05-10
soc/mediatek/mt8195: Add clk_buf driver
Yuchen Huang
2021-05-10
soc/mediatek/mt8195: Configure eMMC and SDCard
Wenbin Mei
2021-05-10
soc/mediatek/mt8195: Add i2c driver support
kewei xu
2021-05-10
soc/mediatek/mt8195: Add mt6360 driver for LDO access
Andrew SH Cheng
2021-05-09
soc/amd/cezanne: Generate PCI GPP ACPI names
Raul E Rangel
2021-05-09
soc/amd/cezanne: Enable GNB IO-APIC _PRT
Raul E Rangel
2021-05-09
soc/amd/cezanne: add GNB IOAPIC support
Felix Held
2021-05-09
mb/google/guybrush: Populate PIC IRQ data
Raul E Rangel
2021-05-09
soc/amd/cezanne: Generate PCI routing table
Raul E Rangel
2021-05-09
soc/amd/cezanne: Populate PCI_INTR registers
Raul E Rangel
2021-05-09
soc/amd/common/fsp/pci: Add helper methods for PCI IRQ table
Raul E Rangel
2021-05-09
soc/amd/picasso/pci_gpp: Switch to using acpigen_write_pci_GNB_PRT
Raul E Rangel
2021-05-09
soc/amd/common/block/pci: Implement acpigen_write_pci_{GNB,FCH}_PRT
Raul E Rangel
2021-05-09
soc/amd/{picasso,common/blocks/pci}: Move populate_pirq_data
Raul E Rangel
2021-05-09
soc/amd/picasso: Migrate to struct pci_routing_info
Raul E Rangel
2021-05-09
soc/amd/common/block/pci: Introduce struct pci_routing_info
Raul E Rangel
2021-05-09
Documentation/gerrit: Document our Gerrit user roles and procedures
Patrick Georgi
2021-05-08
doc/releases/coreboot-4.14: add AMD SoC cleanup and Cezanne addition
Felix Held
2021-05-08
soc/amd/cezanne/acpi/soc: call WAL1 for AC/DC state ALIB call
Felix Held
2021-05-08
soc/amd/picasso/acpi/cpu: move WAL1 method that calls ALIB to common
Felix Held
2021-05-08
soc/amd/picasso,common: move ALIB DPTC parameter struct to common code
Felix Held
2021-05-08
soc/amd/picasso,common: move ALIB DPTC IDs to common code
Felix Held
2021-05-08
soc/amd/picasso/root_complex: move DPTC_TOTAL_UPDATE_PARAMS out of enum
Felix Held
2021-05-08
soc/amd: factor out ACPI ALIB function numbers to common code
Felix Held
2021-05-08
mb/google/volteer: adjust the size for RO/RW mcache
Zhuohao Lee
2021-05-08
trogdor: Add backlight support for sn65dsi86bridge for Homestar
Vinod Polimera
2021-05-08
drivers/sn65dsi86: Switch EDID reading to use "indirect mode"
Julius Werner
2021-05-07
soc/amd/common/acpi/pci_int.asl: Allow IRQ sharing
Raul E Rangel
2021-05-07
skylake mainboards: Use enum values for SaGv
Angel Pons
2021-05-07
skylake DT/HALO mainboards: Drop `SaGv` setting
Angel Pons
2021-05-07
aopen/dxplplusu: Fix IOAPIC in ASL
Kyösti Mälkki
2021-05-07
nb/intel/e7505: Fix for RESOURCE_ALLOCATOR_V4
Kyösti Mälkki
2021-05-07
soc/amd/common: Add Kconfig/Makefile support for common/fsp/*
Raul E Rangel
2021-05-07
mb/google/volteer: Create volet variant
Sheng-Liang Pan
2021-05-07
mb/pcengines/apu1: Disable memory bank interleaving
Michał Żygowski
2021-05-07
mb/pcengines/apu2/OemCustomize.c: make AGESA AmdInitPost happy
Michał Żygowski
2021-05-07
soc/mediatek/mt8195: Turn off L2C SRAM and reconfigure as L2 cache
Yidi Lin
[next]