index
:
coreboot
2560p
820g2
autoport-hsw
broadwell_refcode
e6230
e7240_bdw
haswell-mrc
hp820g1
hp9480m
mec1322
Some coreboot project code with my work
vimacs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
2021-01-13
ACPI: Have single call-site for acpi_inject_nvsa()
Kyösti Mälkki
2021-01-13
mb/google/kahlee,zork: Use mainboard_fill_gnvs()
Kyösti Mälkki
2021-01-13
ACPI: Add common acpi_fill_gnvs()
Kyösti Mälkki
2021-01-13
soc/amd: Rename to soc_fill_gnvs()
Kyösti Mälkki
2021-01-13
soc/amd: Rename to pm_fill_gnvs()
Kyösti Mälkki
2021-01-13
mb/google/volteer/variants/delbin: Update PL1 min and max for Delbin
Deepika Punyamurtula
2021-01-13
nvramcui: Make local render_form() function static
Nico Huber
2021-01-13
sb/intel/bd82x6x: Correct xHCI sleep workaround
Angel Pons
2021-01-13
mb/google/volteer: Add CSE Lite SKU support to Copano
hao_chou
2021-01-13
util/cbfstool: unbreak compilation on FreeBSD
Idwer Vollering
2021-01-13
util/superiotool: add IT5570E registers
Michael Niewöhner
2021-01-13
soc/intel/tigerlake: Disable TC cold support
Srinidhi N Kaushik
2021-01-12
soc/intel: rename uart_max_index
Michael Niewöhner
2021-01-12
mb/google/brya: Initialize overridetree.cb
Eric Lai
2021-01-12
mb/google/brya: Add gpio table
Eric Lai
2021-01-12
mb/google/volteer: Configure Voxel USB2 ports for Type C
John Zhao
2021-01-12
util/ifdtool: Add coreboot build system support
Patrick Georgi
2021-01-12
soc/intel/denverton_ns: Drop redundant `DEFAULT_ACPI_BASE`
Angel Pons
2021-01-12
Documentation: Fix toctree and remove dead links
Patrick Rudolph
2021-01-12
Documentation: Add known bugs of x86_64 code on real hardware
Patrick Rudolph
2021-01-12
cpu/x86/sipi_vector: Simplify loop getting unique CPU number
Patrick Rudolph
2021-01-12
device/pci_device.c: Use same indents for switch/case
Felix Singer
2021-01-12
util/superiotool: Add IT8720F EC registers
Michael Büchler
2021-01-12
soc/intel/common/pcie: Add helper function for getting mask of enabled ports
Furquan Shaikh
2021-01-12
device: Use __pci_0_00_0_config in config_of_soc()
Furquan Shaikh
2021-01-12
soc/intel/alderlake: Add PCH ID 0x5182
Subrata Banik
2021-01-12
drivers/genesyslogic/gl9763e: Add HS400ES compatibility settings
Ben Chuang
2021-01-12
mb/google/zork/var/vilboz: Fix FW_CONFIG_SHIFT_WWAN value
John Su
2021-01-11
cpu/intel/haswell: Add delay for TPM before Flex Ratio reboot
Angel Pons
2021-01-11
cpu/intel/haswell: Allow tuning VR for C-state operations
Angel Pons
2021-01-11
cpu/intel/haswell: Raise PSI1 threshold to 20A
Angel Pons
2021-01-11
cpu/intel/haswell: Enable turbo ratio if available
Angel Pons
2021-01-11
cpu/intel/haswell: Do not set PMG_IO_CAPTURE_BASE MSR
Angel Pons
2021-01-11
libpayload/lpgcc: Drop redundant linker path
Nico Huber
2021-01-11
libpayload/lpgcc: Set proper include paths for in-tree builds
Nico Huber
2021-01-11
libpayload/lpgcc: Add more variables to support in-tree builds
Nico Huber
2021-01-11
mb/google/octopus: add audio codec into SSFC support for Meep
Tony Huang
2021-01-11
drivers/genesyslogic/gl9763e: Fix boot on eMMC failed issue on Volteer
Renius Chen
2021-01-11
soc/intel/{icl,tgl,jsl,ehl}: add LPIT support
Michael Niewöhner
2021-01-11
soc/intel/skl: add SLP_S0 residency register and enable LPIT support
Michael Niewöhner
2021-01-11
soc/intel/cnl: add SLP_S0 residency register and enable LPIT support
Michael Niewöhner
2021-01-11
acpi,soc/intel/common: add support for Intel Low Power Idle Table
Michael Niewöhner
2021-01-11
{soc,vc,mb}/intel: Drop support for Cannon Lake SoC
Felix Singer
2021-01-11
mb/google/volteer: Add CSE Lite SKU support to Drobit
Wayne3_Wang
2021-01-11
util/sconfig: Emit chip config pointers for PCI devices on root bus
Furquan Shaikh
2021-01-11
soc/amd/cezzane: Add a minimal chipset tree
Furquan Shaikh
2021-01-11
util/sconfig: Change __pci*|__pnp* device pointers to const
Furquan Shaikh
2021-01-11
soc/intel/common/uart: Use simple(_s_) variants of PCI functions
Furquan Shaikh
2021-01-11
soc/intel/uart: Drop SoC callback `soc_uart_console_to_device`
Furquan Shaikh
2021-01-11
soc/intel/cnl: Allow setting PCIe subsystem IDs after FSP-S
Jeremy Soller
[next]